| 数据搜索系统,热门电子元器件搜索 |
|
LTC1663CMS8 数据表(PDF) 3 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1663CMS8 数据表(HTML) 3 Page - Linear Technology |
|
3 / 12 page ![]() 3 LTC1663 ELECTRICAL C C HARA TERISTICS The q denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VCC = 2.7V to 5.5V, VCC set as reference, VOUT unloaded, unless otherwise noted. The q denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VCC = 2.7V to 5.5V, VCC set as reference, VOUT unloaded, unless otherwise noted. TI I G CHARACTERISTICS Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired. Note 2: Nonlinearity and monotonicity are defined from code 20 to code 1003 (full scale). See Applications Information. Note 3: Digital inputs at 0V or VCC. Note 4: Load is 10k Ω in parallel with 100pF. Note 5: VCC = VREF = 5V. DAC switched between 0.1VFS and 0.9VFS, i.e., codes k = 102 and k = 922. Note 6: All values are referenced to VIH and VIL levels. Note 7: Guaranteed by design and not subject to test. SYMBOL PARAMETER MIN TYP MAX UNITS SMBus Timing Characteristics (Notes 6, 7) fSMB SMBus Operating Frequency q 10 100 kHz tBUF Bus Free Time Between Stop and Start Condition q 4.7 µs tHD, STA Hold Time After (Repeated) Start Condition q 4.0 µs tSU, STA Repeated Start Condition Setup Time q 4.7 µs tSU, STO Stop Condition Setup Time q 4.0 µs tHD, DAT Data Hold Time q 300 ns tSU, DAT Data Setup Time q 250 ns tLOW Clock Low Period q 4.7 µs tHIGH Clock High Period q 4.0 50 µs tf Clock, Data Fall Time q 300 ns tr Clock, Data Rise Time q 1000 ns SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Output Impedance to VCC Input Code = 1023, VCC = 5V 80 Ω Input Code = 1023, VCC = 3V 120 Ω AC Performance Voltage Output Slew Rate Rising (Notes 4, 5) 0.75 V/ µs Falling (Notes 4, 5) 0.25 V/ µs Voltage Output Settling Time To ±0.5LSB (Notes 4, 5) 30 µs Digital Feedthrough 0.75 nV • s Digital-to-Analog Glitch Impulse 1LSB Change Around Major Carry 70 nV • s Digital Inputs SCL, SDA VIH High Level Input Voltage q 1.4 V VIL Low Level Input Voltage q 0.6 V VLTH Logic Threshold Voltage 1V ILEAK Digital Input Leakage VCC = 5.5V and 0V, VIN = GND to VCC q ±1 µA CIN Digital Input Capacitance (Note 7) q 10 pF Digital Output SDA VOL Digital Output Low Voltage IPULLUP = 350µA q 0.4 V Address Inputs AD0, AD1, AD2 (MSOP Only) IUP Address Pin Pull-Up Current VIN = 0V q 0.5 1.5 µA VIH High Level Input Voltage q VCC – 0.3 V VIL Low Level Input Voltage q 0.8 V |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |