| 数据搜索系统,热门电子元器件搜索 |
|
LTC1660IGN 数据表(PDF) 3 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1660IGN 数据表(HTML) 3 Page - Linear Technology |
|
3 / 16 page ![]() 3 LTC1665/LTC1660 ELECTRICAL C C HARA TERISTICS TI I G CHARACTERISTICS The q denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (See Figure 1) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS DC Performance Short-Circuit Current Low VOUT = 0V, VCC = 5.5V, VREF = 5.1V, Code = Full Scale q 10 30 100 mA Short-Circuit Current High VOUT = VCC = 5.5V, VREF = 5.1V, Code = 0 q 10 27 120 mA AC Performance Voltage Output Slew Rate Rising (Notes 4, 5) 0.60 V/ µs Falling (Notes 4, 5) 0.25 V/ µs Voltage Output Settling Time To ±0.5LSB (Notes 4, 5) 30 µs Capacitive Load Driving 1000 pF Digital I/O VIH Digital Input High Voltage VCC = 2.7V to 5.5V q 2.4 V VCC = 2.7V to 3.6V q 2.0 V VIL Digital Input Low Voltage VCC = 4.5V to 5.5V q 0.8 V VCC = 2.7V to 5.5V q 0.6 V VOH Digital Output High Voltage IOUT = – 1mA, DOUT Only q VCC – 1 V VOL Digital Output Low Voltage IOUT = 1mA, DOUT Only q 0.4 V ILK Digital Input Leakage VIN = GND to VCC q ±10 µA CIN Digital Input Capacitance (Note 6) q 10 pF The q denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VCC = 2.7V to 5.5V, VREF ≤ VCC, VOUT unloaded, unless otherwise noted. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS VCC = 4.5V to 5.5V t1 DIN Valid to SCK Setup q 40 15 ns t2 DIN Valid to SCK Hold q 0 –11 ns t3 SCK High Time (Note 6) q 30 5 ns t4 SCK Low Time (Note 6) q 30 7 ns t5 CS/LD Pulse Width (Note 6) q 80 30 ns t6 LSB SCK High to CS/LD High (Note 6) q 30 4 ns t7 CS/LD Low to SCK High (Note 6) q 80 26 ns t8 DOUT Propagation Delay CLOAD = 15pF (Note 6) q 526 80 ns t9 SCK Low to CS/LD Low (Note 6) q 20 0 ns t10 CLR Pulse Width (Note 6) q 100 37 ns t11 CS/LD High to SCK Positive Edge (Note 6) q 30 0 ns SCK Frequency Continuous Square Wave (Note 6) q 5.00 MHz Continuous 23% Duty Cycle Pulse (Note 6) q 7.69 MHz Gated Square Wave (Note 6) q 16.7 MHz VCC = 2.7V to 5.5V t1 DIN Valid to SCK Setup (Note 6) q 60 20 ns t2 DIN Valid to SCK Hold (Note 6) q 0 –14 ns t3 SCK High Time (Note 6) q 50 8 ns t4 SCK Low Time (Note 6) q 50 12 ns t5 CS/LD Pulse Width (Note 6) q 100 30 ns |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |