LTC2753_15 datasheet(16/24 Pages) LINER

16 / 24 page

LTC2753

2753f

System Offset Adjustment

Many systems require compensation for overall system

offset. The RVOSA and RVOSB offset adjustment pins are

provided for this purpose. For noise immunity and ease

of adjustment, the control voltage is attenuated to the

DAC output:

VOS = –0.01 • V(RVOSX) [0V to 5V, ±2.5V spans]

VOS = –0.02 • V(RVOSX) [0V to 10V, ±5V, –2.5V to 7.5V

spans]

VOS = –0.04 • V(RVOSX) [±10V span]

The nominal input range of this pin is ±5V; other reference

voltages of up to 15V may be used if needed. The RVOSX

pins have an input impedance of 1MΩ. To preserve the

settling performance of the LTC2753, drive this pin with a

Thevenin-equivalent impedance of 10k or less. Short any

unused system offset adjustment pins to IOUT2.

Table 2. Span Codes

SPAN

Unipolar 0V to 5V

Unipolar 0V to 10V

Bipolar –5V to 5V

Bipolar –10V to 10V

Bipolar –2.5V to 2.5V

Bipolar –2.5V to 7.5V

Codes not shown are reserved and should not be used.

Table 3. Address Codes

DAC CHANNEL

ALL*

Codes not shown are reserved and should not be used.

*If readback is taken using the All DACs address, the LTC2753 defaults to

DAC A.

OPERATION

LTC2753 数据表(PDF) 16 Page - Linear Technology