LTC2753

6

2753f

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

READ Falling Edge to UPD Rising Edge

(Note 10)

●

10

ns

I/O Bus Hi-Z to Read Rising Edge

(Note 10)

●

0ns

Read Falling Edge to I/O Bus Active

(Note 10)

●

35

ns

CLR Timing

CLR Pulse Width Low

●

20

ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute

Maximum Rating condition for extended periods may affect device

reliability and lifetime.

Note 2: Continuous operation above the specified maximum operating

junction temperature may impair device reliability.

Note 3: Because of the proprietary SoftSpan switching architecture, the

measured resistance looking into each of the specified pins is constant for

of 1.7μs can be achieved by optimizing the time constant on an individual

basis. See Application Note 74, Component and Measurement Advances

Ensure 16-Bit DAC Settling Time.

Note 6: Measured at the major carry transition, 0V to 5V range. Output

Note 7. Full-scale transition; REF = 0V.

amplifier = LT1469.

(Boltzmann constant), R = resistance (Ω), T = temperature (°K), and B =

bandwidth (Hz).

Note 10. Guaranteed by design. Not production tested.