TSI721 datasheet(21/68 Pages) IDT

21 / 68 page

2. Signals > Pinlist

Tsi721 Datasheet

May 5, 2014

Formal Status

This document is confidential and is subject to an NDA.

Integrated Device Technology

2.3

Pinlist

For a list-based version of Tsi721’s pin to signal mapping, see the Tsi721 Ballmap and Pinlist.

2.4

PCIe Signals

Table 2: PCIe Signals

Name

Pin Type

Description

PCTP[3:0]

PCTN[3:0]

PCIE_O

Differential transmit data for the PCIe port.

PCRP[3:0]

PCRN[3:0]

PCIE_I

Differential receive data for the PCIe port.

PCCLKP

PCCLKN

DIFF_I

PCIe reference clock input.

When in PCIe common clock mode (CLKMOD pin is high, see the “Clocking”

chapter in the Tsi721 User Manual), PCCLKP/N requires a clock frequency of

100 MHz.

When in PCIe non-common clock mode (CLKMOD pin is low), PCCLKP/N

requires a clock frequency as selected by CLKSEL[1:0], and must have the

same clock frequency as REFCLKP/N.

PCRSTOn

It is an output for normal operation and an input during scan test mode.

As an asynchronous active-low reset output, this pin is low when the following

occurs:

• The PCIe port detects hot reset

• The PCIe port is DL_DOWN

TSI721 数据表(PDF) 21 Page - Integrated Device Technology

TSI721 数据表(HTML) 21 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载