ML6461CS datasheet(10/30 Pages) MICRO-LINEAR

10 / 30 page

ML6461

Figure 2a. FIELD Pin Output Summary

Figure 3. Coincident Valid Sync Intervals for External Slave Mode

PIXEL SYNCHRONIZATION

Master Mode

In this mode, the active edge of horizontal sync pulse

through the HSYNC pin (configured as an output)

indicates the beginning of an active video line (or the

beginning of the horizontal blanking) and the multiplexed

YCrCb pixel data must be synchronized to this edge for

proper video location, as well as the proper

demultiplexing of YCrCb values. This synchronization, as

shown in Figures 4 through 5a, is controlled by

SEL_HSYNC1 (B14) and SEL_HSYNC0 (B13). Figures 4

and 4a show synchronization for active edge at the

beginning of active video for positive or negative HSYNC

polarity while Figures 5 and 5a show synchronization for

active edge at the beginning of horizontal blanking for

positive or negative HSYNC polarity.

FUNCTIONAL DESCRIPTION (Continued)

active edge of HSYNC

HSYNC

VSYNC

coincident interval

for HRESET_MODE=0

64 pixels

–32 pixels

active edge of HSYNC

HSYNC

VSYNC

coincident interval

for HRESET_MODE=1

64 pixels

active edge of VSYNC

FIELD (1,2 and 3,4)

FIELD (ODD/EVEN)

ANALOG FIELDS 1 & 2

ANALOG FIELDS 3 & 4

ANALOG FIELDS 1 & 2

ODD

EVEN

ODD

EVEN

ODD

EVEN

ML6461CS 数据表(PDF) 10 Page - Micro Linear Corporation

ML6461CS 数据表(HTML) 10 Page - Micro Linear Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

数据表下载

链接网址

ML6461CS 数据表(PDF) 10 Page - Micro Linear Corporation

ML6461CS 数据表(HTML) 10 Page - Micro Linear Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

数据表 下载

链接网址

数据表下载