MIS2DH datasheet(39/49 Pages) STMICROELECTRONICS

39 / 49 page

DocID027506 Rev 2

39/49

MIS2DH

Table 50. FIFO_SRC_REG description

7.19

INT1_CFG (30h)

The content of this register is loaded at boot.

A write operation to this address is possible only after system boot.

WTM

WTM bit is set high when FIFO content exceeds watermark level.

OVRN_FIFO

OVRN bit is set high when FIFO buffer is full; this means that the FIFO buffer

contains 32 unread samples. At the following ODR a new sample set replaces the

oldest FIFO value. The OVRN bit is set to 0 when the first sample set has been

read.

EMPTY

EMPTY flag is set high when all FIFO samples have been read and FIFO is empty.

FSS [4:0]

FSS [4:0] field always contains the current number of unread samples stored in the

FIFO buffer. When FIFO is enabled, this value increases at ODR frequency until

the buffer is full, whereas, it decreases every time one sample set is retrieved from

FIFO.

Table 51. INT1_CFG register

AOI

ZHIE/

ZUPE

ZLIE/

ZDOWNE

YHIE/

YUPE

YLIE/

YDOWNE

XHIE/

XUPE

XLIE/

XDOWNE

Table 52. INT1_CFG description

AOI

And/Or combination of interrupt events. Default value: 0. Refer to Table 53

6-direction detection function enabled. Default value: 0. Refer to Table 53

ZHIE/

ZUPE

Enable interrupt generation on Z high event or on direction recognition. Default value: 0

(0: disable interrupt request;1: enable interrupt request)

ZLIE/

ZDOWNE

Enable interrupt generation on Z low event or on direction recognition. Default value: 0

(0: disable interrupt request;1: enable interrupt request)

YHIE/

YUPE

Enable interrupt generation on Y high event or on direction recognition. Default value: 0

(0: disable interrupt request; 1: enable interrupt request.)

YLIE/

YDOWNE

Enable interrupt generation on Y low event or on direction recognition. Default value: 0

(0: disable interrupt request; 1: enable interrupt request.)

XHIE/

XUPE

Enable interrupt generation on X high event or on direction recognition. Default value: 0

(0: disable interrupt request; 1: enable interrupt request.)

XLIE/

XDOWNE

Enable interrupt generation on X low event or on direction recognition. Default value: 0

(0: disable interrupt request; 1: enable interrupt request.)

Table 53. Interrupt mode

AOI

Interrupt mode

OR combination of interrupt events

6-direction movement recognition

AND combination of interrupt events

6-direction position recognition

MIS2DH 数据表(PDF) 39 Page - STMicroelectronics

MIS2DH 数据表(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载

链接网址

MIS2DH 数据表(PDF) 39 Page - STMicroelectronics

MIS2DH 数据表(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表 下载

链接网址

数据表下载