| 数据搜索系统,热门电子元器件搜索 |
|
EM3587-RTR 数据表(PDF) 32 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
EM3587-RTR 数据表(HTML) 32 Page - Silicon Laboratories |
|
32 / 59 page ![]() EM358x 32 Rev 1.0 4.5. Integrated Voltage Regulator The EM358x integrates two low dropout regulators to provide 1.8 V and 1.25 V power supplies. The 1V8 regulator supplies the analog and memories, and the 1V25 regulator supplies the digital core. In deep sleep the voltage regulators are disabled. An external 1.8 V regulator may replace both internal regulators. The always-on domain needs to be minimally powered at 2.1 V, and cannot be powered from the external 1.8 V regulator. Refer to chapter 6 in the Ember EM358x Reference Manual for more information. 4.6. Peripherals 4.6.1. GPIO The EM358x has 24 multi-purpose GPIO pins, which may be individually configured as: General purpose output General purpose open-drain output Alternate output controlled by a peripheral device Alternate open-drain output controlled by a peripheral device Analog General purpose input General purpose input with pull-up or pull-down resistor The 24 GPIO pins are grouped into three ports. Each pin has a 4-bit configuration value in its GPIO_PxCFGH/L register. If a GPIO has two peripherals that can be the source of alternate output mode data, then other registers in addition to GPIO_PxCFGH/L determine which peripheral controls the output. For some GPIOs the GPIO_PxCFGH/L configuration will be overridden. These functions are forced when the EM358x is reset and remain forced until software or an external debugger overrides the forced functions. Refer to chapter 7 in the Ember EM358x Reference Manual for more information. 4.6.2. Serial Controllers The EM358x has two serial controllers, SC1 and SC2, which provide several options for full-duplex synchronous and asynchronous serial communications. SPI (Serial Peripheral Interface), master or slave TWI (Two Wire serial Interface), master only UART (Universal Asynchronous Receiver/Transmitter), SC1 only Receive and transmit FIFOs and DMA channels, SPI and UART modes Both SC1 and SC2 SPI controllers include an SPI master controller with the following features: Full duplex operation Programmable clock frequency (12 MHz max.) Programmable clock polarity and phase Selectable data shift direction (either LSB or MSB first) Receive and transmit FIFOs Receive and transmit DMA channels Both SC1 and SC2 SPI controllers include a SPI slave controller with these features: Full duplex operation Up to 5 Mbps data transfer rate Programmable clock polarity and clock phase Selectable data shift direction (either LSB or MSB first) Slave select input Both SC1 and SC2 include a Two Wire serial Interface (TWI) master controller with the following features: Uses only two bidirectional GPIO pins Programmable clock frequency (up to 400 kHz) Supports both 7-bit and 10-bit addressing |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |