| 数据搜索系统,热门电子元器件搜索 |
|
STCOM05 数据表(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STCOM05 数据表(HTML) 22 Page - STMicroelectronics |
|
22 / 58 page ![]() Description STCOM 22/58 DocID028515 Rev 1 1.7 Reset, control, clock generation (RCC) and system controller (SYS_CTRL) All the clock and reset configuration registers are located in the MISC and SYSCTRL blocks. Figure 3 shows the interaction between these blocks. Figure 3. Reset, clock and system controller interaction The system reset is generated by the RESETn pin (active low). Through the system controller is also possible to assert a system software reset. The software reset to single peripherals can be forced through MISC registers. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |