| 数据搜索系统,热门电子元器件搜索 |
|
LED1642GW 数据表(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LED1642GW 数据表(HTML) 12 Page - STMicroelectronics |
|
12 / 42 page ![]() Switching characteristics LED1642GW 12/42 DocID024395 Rev 6 5 Switching characteristics VDD = 3.3 V, Tj = 25 °C, unless otherwise specified. Table 5. Switching characteristics(1) Symbol Parameter Conditions Min. Typ. Max. Unit fclk Clock frequency Cascade operation - - 30 MHz fpwclk PWclock frequency - - 30 tr(SDO) SDO rise time REXT= 11 kΩ; IOUT = 20 mA VOUT = 0.8 V VIH = VDD; VIL = GND RL = 3.3 K Ω; CL = 10 pF CFG-0…CFG-5 = “011010” CFG-6 = “1” -5 - ns tf(SDO) SDO fall time - 5 - tPLHLE LE - OUTn(2) Propagation delay time (“L to “H”) REXT = 11 kΩ; IOUT = 20 mA VOUT = 0.8 V VIH = VDD; VIL = GND RL = 50 Ω; CL = 10 pF CFG-0…CFG-5 = “011010” CFG-6 = “1” -200 - tPLH CLK - SDO CFG-13 = ‘0’ 815 25 tPHLLE LE - OUTn(2) Propagation delay time (“H” to “L”) -100 - tPHL CLK - SDO CFG-13 = ‘0’ 815 25 tw(CLK) CLK Pulse width 20 - - tW(PWCLK) PWCLK 20 - - tw(L) LE 20 - - tgr-d Gradual delay ch-to-ch 10 tsu(L) Setup time for LE 5 - - th(L) Hold time for LE 5 - - tsu(D) Setup time for SDI 5 - - th(D) Hold time for SDI 10 - - tclkr(3) Maximum CLK rise time - - 5 µs tclkf(3) Maximum CLK fall time - - 5 Iout-ov Output current turn-on overshoot VOUT = 0.6 to 3 V CL = 10 pF; IOUT = 3 to 36 mA -- 10 % tn-err Normal error detection minimum output ON time -- 1 µs |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |