 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TUSB8041RGCT 数据表(PDF) 27 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB8041RGCT 数据表(HTML) 27 Page - Texas Instruments |
|
|
27 / 48 page  TUSB8041 www.ti.com SLLSEE4D – JUNE 2014 – REVISED JANUARY 2016 8.5.23 Device Status and Command Register Table 46. Register Offset F8h Bit No. 7 6 5 4 3 2 1 0 Reset State 0 0 0 0 0 0 0 0 Table 47. Bit Descriptions – Device Status and Command Register Bit Field Name Access Description 7:2 RSVD RO Reserved. Read only, returns 0 when read. SMBus interface reset. This bit loads the registers back to their GRSTz values. 1 smbusRst RSU This bit is set by writing a 1 and is cleared by hardware on completion of the reset. A write of 0 has no effect. Configuration active. This bit indicates that configuration of the TUSB8041 is currently active. The bit is set by hardware when the device enters the I2C or SMBus mode. The TUSB8041 shall not connect on the upstream port while this bit is 1. 0 cfgActive RCU When in the SMBus mode, this bit must be cleared by the SMBus host in order to exit the configuration mode and allow the upstream port to connect. The bit is cleared by a writing 1. A write of 0 has no effect. Copyright © 2014–2016, Texas Instruments Incorporated Submit Documentation Feedback 27 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
