| 数据搜索系统,热门电子元器件搜索 |
|
GS6151 数据表(PDF) 22 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
GS6151 数据表(HTML) 22 Page - Semtech Corporation |
|
22 / 77 page ![]() GS6151 Final Data Sheet Rev.4 PDS-060389 August 2015 22 of 77 Semtech Proprietary & Confidential www.semtech.com When this signal is HIGH, the data rate is 270Mb/s (SD) or 125Mb/s (MADI). This signal is LOW for all other supported data rates, and when the GS6151 is operating in Bypass Mode or any time the device is not locked. The LBR_HBR output signal is available on either of the GPIO[0:1] multifunction status and control pins. It is selected for output using the GPIO[0:1]_IO_SELECT and GPIO[0:1]_SELECT bits accessible in the GPIO_CONTROL_REG_0 register at address 2h. 4.4 Low Power Modes The device can be programmed via the GSPI to operate in two different low power modes. SLEEP mode has minimum power consumption at the expense of recovery time upon de-assertion of the FORCE_PWRDN_SLEEP bit. STANDBY mode has higher power consumption relative to SLEEP mode but minimizes time to return to operation on de-assertion of the FORCE_PWRDN_STANDBY bit. The features affected by each mode are outlined below. SLEEP mode: • LOS detection remains functional • The GSPI remains functional • The reference oscillator remains functional STANDBY mode: • LOS detection remains functional • The GSPI remains functional • The reference oscillator remains functional • The VCO and PLL remains functional so as to minimize the lock time when a signal is detected • The rate detector remains set to the last valid data rate. On detection of a signal, the last valid rate is tested first by the rate detect state machine The device can be programmed to automatically enter into SLEEP or STANDBY mode when LOS is asserted by programming the AUTO_PWRDN_DISABLE bit in the PWRDN_CONTROL register at address 17h. The AUTO_PWRDN_MODE bit in the same register selects which mode, SLEEP or STANDBY, is entered into upon assertion of LOS. The device also features a power-save feature that reduces power when the CDR is locked to HD, 3G or 6G rates. The HS_LOCKED_POWER_SAVE parameter of register PWR_CONTROL at address D2h can be set to 1 to enable this feature. 4.5 Serial Data Output The GS6151 has two current-mode differential output drivers, each capable of driving up to 930mVpp differential into an external 100Ω differential load. The output drivers operate with any binary coded signal with supported data rates up to 5.94Gb/s. This is applicable to both the serial data (DDO, DDO, DDO1, DDO1) outputs of the device. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |