SWCS049I datasheet(75/119 Pages) TI1

75 / 119 page

TPS659110, TPS659112, TPS659113

TPS659114, TPS659118, TPS6591133

www.ti.com

SWCS049Q – JUNE 2010 – REVISED MARCH 2016

Submit Documentation Feedback

Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659114 TPS659118 TPS6591133

Detailed Description

Bits

Field Name

Description

Type

Reset

ILMAX

Select maximum load current:

when 0: 1.0 A

when 1: > 1.5 A

4:2

TSTEP

Time step: when changing the output voltage, the new value is reached

through successive 12.5-mV voltage steps (if not bypassed). The

equivalent programmable slew rate of the output voltage is then:

TSTEP[2:0] = 000: step duration is 0, step function is bypassed

TSTEP[2:0] = 001: 12.5 mV/µs (sampling 3 MHz)

TSTEP[2:0] = 010: 9.4 mV/µs (sampling 3 MHz × 3/4)

TSTEP[2:0] = 011: 7.5 mV/µs (sampling 3 MHz × 3/5) (default)

TSTEP[2:0] = 100: 6.25 mV/µs(sampling 3 MHz/2)

TSTEP[2:0] = 101: 4.7 mV/µs(sampling 3 MHz/3)

TSTEP[2:0] = 110: 3.12 mV/µs(sampling 3 MHz/4)

TSTEP[2:0] = 111: 2.5 mV/µs(sampling 3 MHz/5)

0x3

1:0

Supply state (EEPROM bits):

ST[1:0] = 00: Off

ST[1:0] = 01: On, high-power mode

ST[1:0] = 10: Off

ST[1:0] = 11: On, low-power mode

0x0

Table 6-37. VDD1_OP_REG

Address Offset

0x22

Physical Address

Instance

(RESET DOMAIN: TURNOFF OFF

RESET)

Description

VDD1 voltage selection register.

This register can be accessed by both control and voltage scaling I2C interfaces depending on

SR_CTL_I2C_SEL register bit value.

Type

CMD

SEL

Bits

Field Name

Description

Type

Reset

CMD

when 0: VDD1_OP_REG voltage is applied

when 1: VDD1_SR_REG voltage is applied

6:0

SEL

Output voltage (4 EEPROM bits) selection with GAIN_SEL = 00 (G = 1,

12.5 mV per LSB):

SEL[6:0] = 1001011 to 1111111: 1.5 V

...

SEL[6:0] = 0111111: 1.35 V

...

SEL[6:0] = 0110011: 1.2 V

...

SEL[6:0] = 0000001 to 0000011: 0.6 V

SEL[6:0] = 0000000: Off (0.0 V)

Note: from SEL[6:0] = 3 to 75 (dec)

Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G

(Default value: See boot configuration)

Note: Vout maximum value is 3.3 V

0x00

Table 6-38. VDD1_SR_REG

Address Offset

0x23

Physical Address

Instance

(RESET DOMAIN: TURNOFF OFF

RESET)

Description

VDD1 voltage selection register.

This register can be accessed by both control and voltage scaling dedicated I2C interfaces depending

on SR_CTL_I2C_SEL register bit value.

Type

SWCS049I 数据表(PDF) 75 Page - Texas Instruments

SWCS049I 数据表(HTML) 75 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

SWCS049I 数据表(PDF) 75 Page - Texas Instruments

SWCS049I 数据表(HTML) 75 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载