 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
SWCS049I 数据表(PDF) 94 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SWCS049I 数据表(HTML) 94 Page - Texas Instruments |
|
|
94 / 119 page  94 TPS659110, TPS659112, TPS659113 TPS659114, TPS659118, TPS6591133 SWCS049Q – JUNE 2010 – REVISED MARCH 2016 www.ti.com Submit Documentation Feedback Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659114 TPS659118 TPS6591133 Detailed Description Copyright © 2010–2016, Texas Instruments Incorporated Bits Field Name Description Type Reset 7 GPIO3_F_IT_MSK GPIO3 falling-edge detection interrupt mask. RW 1 6 GPIO3_R_IT_MSK GPIO3 rising-edge detection interrupt mask. RW 1 5 GPIO2_F_IT_MSK GPIO2 falling-edge detection interrupt mask. RW 1 4 GPIO2_R_IT_MSK GPIO2 rising-edge detection interrupt mask. RW 1 3 GPIO1_F_IT_MSK GPIO1 falling-edge detection interrupt mask. RW 1 2 GPIO1_R_IT_MSK GPIO1 rising-edge detection interrupt mask. RW 1 1 GPIO0_F_IT_MSK GPIO0 falling-edge detection interrupt mask. RW 1 0 GPIO0_R_IT _MSK GPIO0 rising-edge detection interrupt mask. RW 1 Table 6-70. INT_STS3_REG Address Offset 0x54 Physical Address Instance (RESET DOMAIN: FULL RESET) Description Interrupt status register: The interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status bit is cleared by writing 1. Type RW 7 6 5 4 3 2 1 0 PWRDN_IT VMBCH2_L_IT VMBCH2_H_IT WTCHDG_IT GPIO5_F_IT GPIO5_R_IT GPIO4_F_IT GPIO4_R_IT Bits Field Name Description Type Reset 7 PWRDN_IT PWRDN reset input high detected RW W1 to Clr 0 6 VMBCH2_L_IT Comparator2 input below threshold detection interrupt status RW W1 to Clr 0 5 VMBCH2_H_IT Comparator2 input above threshold detection interrupt status RW W1 to Clr 0 4 WTCHDG_IT Watchdog interrupt status RW W1 to Clr 0 3 GPIO5_F_IT GPIO5 falling-edge detection interrupt status RW W1 to Clr 0 2 GPIO5_R_IT GPIO5 rising-edge detection interrupt status RW W1 to Clr 0 1 GPIO4_F_IT GPIO4 falling-edge detection interrupt status RW W1 to Clr 0 0 GPIO4_R_IT GPIO4 rising-edge detection interrupt status RW W1 to Clr 0 Table 6-71. INT_MSK3_REG Address Offset 0x55 Physical Address Instance (RESET DOMAIN: GENERAL RESET) Description Interrupt mask register: When *_IT_MSK is set to 1, the associated interrupt is masked: INT1 signal is not activated, but *_IT interrupt status bit is updated. When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is activated, *_IT is updated. Type RW 7 6 5 4 3 2 1 0 PWRDN_ IT_MSK VMBCH2_L_ IT_MSK VMBCH2_H_ IT_MSK WTCHDG_ IT_MSK GPIO5_F_ IT_MSK GPIO5_R_ IT_MSK GPIO4_F_ IT_MSK GPIO4_R_ IT_MSK |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
