Timing Diagram

Functional Description

The ADC08060 uses a new, unique architecture that

achieves over 7.4 effective bits at input frequencies up to

30 MHz.

The analog input signal that is within the voltage range set by

V

straight binary. Input voltages below V

output word to consist of all zeroes. Input voltages above

V

Incorporating a switched capacitor bandgap, the ADC08060

exhibits a power consumption that is proportional to fre-

quency, limiting power consumption to what is needed at the

clock rate that is used. This and its excellent performance

over a wide range of clock frequencies makes it an ideal

choice as a single ADC for many 8-bit needs.

Data is acquired at the falling edge of the clock and the

digital equivalent of that data is available at the digital out-

puts 2.5 clock cycles plus t

convert as long as the clock signal is present. The device is

in the active state when the Power Down pin (PD) is low.

When the PD pin is high, the device is in the power down

mode, where the output pins hold the last conversion before

the PD pin went high and the device consumes just 1 mW.

Applications Information

1.0 REFERENCE INPUTS

The reference inputs V

the reference ladder, respectively. Input signals between

these two voltages will be digitized to 8 bits. External volt-

ages applied to the reference input pins should be within the

range specified in the Operating Ratings table (1.0V to (V

0.1V) for V

used to drive the reference pins should be able to source

sufficient current into the V

from the V

20006231

FIGURE 1. ADC08060 Timing Diagram

www.national.com

13