ADC08062CIWM datasheet(7/16 Pages) NSC

7 / 16 page

DC Electrical Characteristics (Continued)

Note 8: Limits are guaranteed to National’s AOQL (Average Output Quality Level).

Note 9: Total unadjusted error includes offset, full-scale, and linearity errors.

Note 10: Two on-chip diodes are tied to each analog input and are reversed biased during normal operation. One is connected to V+ and the other is connected to

GND. They will become forward biased and conduct when an analog input voltage is equal to or greater than one diode drop above V+ or below GND. Therefore,

caution should be exercised when testing with V+ = 4.5V. Analog inputs with magnitudes equal to 5V can cause an input diode to conduct, especially at elevated tem-

peratures. This can create conversion errors for analog signals near full-scale. The specification allows 50 mV forward bias on either diode; e.g., the output code will

be correct as long as the analog input signal does not exceed the supply voltage by more than 50 mV. Exceeding this range on an unselected channel will corrupt

the reading of a selected channel. An absolute analog input signal voltage range of 0V

≤ VIN ≤ 5V can be achieved by ensuring that the minimum supply voltage ap-

plied to V+ is 4.950V over temperature variations, initial tolerance, and loading.

Note 11: Off-channel leakage current is measured after the on-channel selection.

TRI-STATE Test Circuits and Waveforms

DS011086-2

1H,CL = 10 pF

DS011086-4

tr = 10 ns

DS011086-3

0H,CL = 10 pF

DS011086-5

tr = 10 ns

ADC08062CIWM 数据表(PDF) 7 Page - National Semiconductor (TI)

ADC08062CIWM 数据表(HTML) 7 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载