| 数据搜索系统,热门电子元器件搜索 |
|
ADC08062CIWM 数据表(PDF) 14 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
ADC08062CIWM 数据表(HTML) 14 Page - National Semiconductor (TI) |
|
14 / 16 page ![]() Application Information (Continued) The ADC08061 can perform accurate conversions of full-scale input signals at frequencies from dc to more than 300 kHz (full power bandwidth) without the need of an exter- nal sample-and-hold (S/H). 7.0 LAYOUT, GROUNDS, AND BYPASSING In order to ensure fast, accurate conversions from the ADC08061/2, it is necessary to use appropriate circuit board layout techniques. Ideally, the analog-to-digital converter’s ground reference should be low impedance and free of noise from other parts of the system. Digital circuits can produce a great deal of noise on their ground returns and, therefore, should have their own separate ground lines. Best perfor- mance is obtained using separate ground planes for the digi- tal and analog parts of the system. The analog inputs should be isolated from noisy signal traces to avoid having spurious signals couple to the input. Any external component (e.g., an input filter capacitor) con- nected across the inputs should be returned to a very clean ground point. Incorrectly grounding the ADC08061/2 will re- sult in reduced conversion accuracy. The V + supply pin, V REF+, and VREF− (if not grounded) should be bypassed with a parallel combination of a 0.1 µF ceramic capacitor and a 10 µF tantalum capacitor placed as close as possible to the supply pin using short circuit board traces. See Figures 8, 9. External Reference 2.5V Full-Scale (Standard Application) DS011086-20 Note : Bypass capacitors consist of a 0.1 µF ceramic in parallel with a 10 µF bead tantalum. Power Supply as Reference DS011086-21 Input Not Referred to GND DS011086-22 * Signal source driving VIN(−) must be capable of sinking 5 mA. FIGURE 8. Analog Input Options DS011086-23 Note the multiple bypass capacitors on the reference and power supply pins. VREF− should be bypass to analog ground using multiple capacitors if it is not grounded (see Section 7.0 “Layout, Grounds, and Bypassing”). VIN1 is shown with an optional input protection network. FIGURE 9. Typical Connection www.national.com 14 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |