| 数据搜索系统,热门电子元器件搜索 |
|
CLC016 数据表(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CLC016 数据表(HTML) 1 Page - National Semiconductor (TI) |
|
1 / 20 page ![]() CLC016 Data Retiming PLL with Automatic Rate Selection General Description National’s Comlinear CLC016 is a low-cost, monolithic, data retiming phase-locked loop (PLL) designed for high-speed serial clock and data recovery. The CLC016 simplifies high- speed data recovery in multi-rate systems by incorporating auto-rate select (ARS) circuitry on chip. This function allows the user to configure the CLC016 to recognize up to four dif- ferent data rates and automatically adjust to provide accu- rate, low-jitter clock and data recovery. A single resistor is used to set each data rate anywhere between 40 Mbps and 400 Mbps. No potentiometers, crystals, or other external ICs are required to set the rate. The CLC016 has output jitter of only 130 ps pp at a 270 Mbps data rate and 0.25% fractional loop bandwidth. Low phase detector output offset and low VCO injection combine to en- sure that the CLC016 does not generate bit errors or large phase transients in response to extreme fluctuations in data transition density. The result is improved performance when handling the pathological patterns inherent in the SMPTE 259M video industry standard. The carrier detect and output mute functions may be used together to automatically latch the outputs when no data is present, preventing random transitions. The external loop fil- ter allows the user to tailor the loop response to the specific application needs. The CLC016 will operate with either +5V or −5.2V power supplies. The serial data inputs and outputs, as well as the recovered clock outputs, allow single- or differential-ECL interfacing. The logic control inputs are TTL- compatible. Applications n SMPTE 259M serial digital interfaces: NTSC/PAL, 4:2:2 component, 360 Mbps wide screen n Serial digital video routing and distribution n Clock and data recovery for high-speed data transmission n Re-synchronization of serial data for SONET/SDH, ATM, CAD networks, medical and industrial imaging Features n Retimed data output n Recovered clock output n Auto and manual rate select modes n Four user-configurable data rates n No potentiometers required n External loop bandwidth control n Frequency detector for lock acquisition n Carrier detect output n Output MUTE function n Single supply operation: +5V or −5.2V n Low cost Key Specifications n Low jitter: 130 pspp @ 270 Mbps, 0.25% fractional loop bandwidth (0.675 MHz) n High data rates: 40 Mbps − 400 Mbps n Low supply current: 100 mA, including output biasing n Flexible fractional loop bandwidth: from 0.05% to 0.5% Order Number Temperature Package CLC016ACQ 0˚C to +70˚C PLCC V28A CLC016AJQ –40˚C to +85˚C PLCC V28A TRI-STATE® is a registered trademark of National Semiconductor Corporation. DS100087-1 July 1998 © 1998 National Semiconductor Corporation DS100087 www.national.com |
类似零件编号 - CLC016 |
|
类似说明 - CLC016 |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |