数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM78P447SAP 数据表(PDF) 11 Page - ELAN Microelectronics Corp

部件名 EM78P447SAP
功能描述  8-BIT MICRO-CONTROLLER
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EMC [ELAN Microelectronics Corp]
网页  http://www.emc.com.tw
标志 EMC - ELAN Microelectronics Corp

EM78P447SAP 数据表(HTML) 11 Page - ELAN Microelectronics Corp

Back Button EM78P447SAP Datasheet HTML 7Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 8Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 9Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 10Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 11Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 12Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 13Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 14Page - ELAN Microelectronics Corp EM78P447SAP Datasheet HTML 15Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 55 page
background image
EM78P447S
OTP ROM
4. R3 (Status Register)
7
6
5
4
3
2
1
0
GP
PS1
PS0
T
P
Z
DC
C
• Bit 7 (GP) General read/write bit.
• Bits 6 (PS1) ~ 5 (PS0) Page select bits. PS1~PS0 are used to pre-select a program memory page.
When executing a "JMP", "CALL", or other instructions which causes the program counter to change
(e.g. MOV R2, A), PS1~PS0 are loaded into the 11th and 12th bits of the program counter and select
one of the available program memory pages. Note that RET (RETL, RETI) instruction does not
change the PS0~PS1 bits. That is, the return will always be to the page from where the subroutine
was called, regardless of the PS1~PS0 bits current setting.
PS1
PS0
Program memory page [Address]
0
0
Page 0 [000-3FF]
0
1
Page 1 [400-7FF]
1
0
Page 2 [800-BFF]
1
1
Page 3 [C00-FFF]
• Bit 4 (T) Time-out bit. Set to 1 with the "SLEP" and "WDTC" commands, or during power up, and
reset to 0 with the WDT time-out.
• Bit 3 (P) Power down bit. Set to 1 during power on or by a "WDTC" command and reset to 0 by a
"SLEP" command.
• Bit 2 (Z) Zero flag. Set to "1" if the result of an arithmetic or logic operation is zero.
• Bit 1 (DC) Auxiliary carry flag.
• Bit 0 (C) Carry flag
5. R4 (RAM Select Register)
• Bits 7~6 determine which bank is activated among the 4 banks.
• Bits 5~0 are used to select the registers (address: 00~3F) in the indirect addressing mode.
• If no indirect addressing is used, the RSR can be used as an 8-bit general-purpose read/writer
register.
• See the configuration of the data memory in Fig. 4.
6. R5~R7 (Port 5 ~ Port7)
• R5, R6 and R7 are I/O registers
7. R8~R1F and R20~R3E (General Purpose Register)
• R8~R1F, and R20~R3E (including Banks 0~3) are general-purpose registers.
This specification is subject to change without prior notice.
06.25.2003 (V1.1)
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com