EM78P447SAP datasheet(12/55 Pages) EMC

12 / 55 page

EM78P447S

OTP ROM

8. R3F (Interrupt Status Register)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

EXIF

TCIF

• Bit 3 (EXIF) External interrupt flag. Set by falling edge on /INT pin, flag cleared by software

• Bit 0 (TCIF) the TCC overflow interrupt flag. Set as TCC overflows; flag cleared by software.

• Bits 1, 2, 4~7 are not used and read are as “0”.

• "1" means interrupt request, "0" means non-interrupt.

• R3F can be cleared by instruction, but cannot be set by instruction.

• IOCF is the interrupt mask register.

• Note that reading R3F will obtain the result of the R3F "logic AND" and IOCF.

4.2 Special Purpose Registers

1. A (Accumulator)

• Internal data transfer, or instruction operand holding.

• It cannot be addressed.

2. CONT (Control Register)

/PHEN

/INT

PAB

PSR2

PSR1

PSR0

• Bit 7 (/PHEN) Control bit used to enable the pull-high of P60~P67, P74 and P75 pins

0: Enable internal pull-high.

1: Disable internal pull-high.

• CONT register is both readable and writable.

• Bit 6 (/INT) Interrupt enable flag

0: masked by DISI or hardware interrupt

1: enabled by ENI/RETI instructions

• Bit 5 (TS) TCC signal source

0: internal instruction cycle clock

1: transition on TCC pin

• Bit 4 (TE) TCC signal edge

0: increment if the transition from low to high takes place on TCC pin

1: increment if the transition from high to low takes place on TCC pin

• Bit 3 (PAB) Prescaler assignment bit.

This specification is subject to change without prior notice.

06.25.2003 (V1.1)

EM78P447SAP 数据表(PDF) 12 Page - ELAN Microelectronics Corp

EM78P447SAP 数据表(HTML) 12 Page - ELAN Microelectronics Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载