 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DP83257VF 数据表(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83257VF 数据表(HTML) 1 Page - National Semiconductor (TI) |
|
|
1 / 144 page  TLF11708 PRELIMINARY October 1994 DP8325656-AP57 PLAYERa TM Device (FDDI Physical Layer Controller) General Description The DP8325656-AP57 Enhanced Physical Layer Control- ler (PLAYERa device) implements one complete Physical Layer (PHY) entity as defined by the Fiber Distributed Data Interface (FDDI) ANSI X3T95 standard The PLAYERa device integrates state of the art digital clock recovery and improved clock generation functions to enhance performance eliminate external components and remove critical layout requirements FDDI Station Management (SMT) is aided by Link Error Monitoring support Noise Event Timer (TNE) support Op- tional Auto Scrubbing support an integrated configuration switch and built-in functionality designed to remove all strin- gent response time requirements such as PC React and CF React Features Y Single chip FDDI Physical Layer (PHY) solution Y Integrated Digital Clock Recovery Module provides en- hanced tracking and greater lock acquisition range Y Integrated Clock Generation Module provides all neces- sary clock signals for an FDDI system from an external 125 MHz reference Y Alternate PMD Interface (DP83256-AP57) supports UTP twisted pair FDDI PMDs with no external clock re- covery or clock generation functions required Y No External Filter Components Y Connection Management (CMT) Support (LEM TNE PC React CF React Auto Scrubbing) Y Full on-chip configuration switch Y Low Power CMOS-BIPOLAR design using a single 5V supply Y Full duplex operation with through parity Y Separate management interface (Control Bus) Y Selectable Parity on PHY-MAC Interface and Control Bus Interface Y Two levels of on-chip loopback Y 4B5B encoderdecoder Y Framing logic Y Elasticity Buffer Repeat Filter and Smoother Y Line state detectorgenerator Y Supports single attach stations dual attach stations and concentrators with no external logic Y DP83256 for SASDAS single path stations Y DP83257 for SASDAS singledual path stations Y DP83256-AP for SASDAS single path stations that re- quire the alternate PMD interface TLF11708 – 1 FIGURE 1-1 FDDI Chip Set Overview TRI-STATE is a registered trademark of National Semiconductor Corporation BMACTM BSITM CDDTM CDLTM CRDTM CYCLONETM MACSITM PLAYERTM PLAYERaTM and TWISTERTM are trademarks of National Semiconductor Corporation C1995 National Semiconductor Corporation RRD-B30M115Printed in U S A |
类似零件编号 - DP83257VF |
|
类似说明 - DP83257VF |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
