www.ti.com

(1) (2)

(1) (2)

DAC8830-EP

DAC8831-EP

SGLS334C – AUGUST 2006 – REVISED APRIL 2007

At –55

°C to 125°C (unless otherwise noted)

PARAMETER

MIN

MAX

UNIT

SCLK period

20

ns

SCLK high or low time

10

ns

Delay from SCLK high to CS low

18

ns

CS enable lead time

12

ns

CS enable lag time

15

ns

Delay from CS high to SCLK high

15

ns

CS high between active period

30

ns

Data setup time (input)

10

ns

Data hold time (input)

0

ns

LDAC width

30

ns

Delay from CS high to LDAC low

30

ns

10

μs

(1)

Specified by design. Not production tested.

(2)

Sample tested during the initial release and after any redesign or process changes that may affect this parameter.

At –55

°C to 125°C (unless otherwise noted)

PARAMETER

MIN

MAX

UNIT

SCLK period

20

ns

SCLK high or low time

10

ns

Delay from SCLK high to CS low

18

ns

CS enable lead time

15

ns

CS enable lag time

15

ns

Delay from CS high to SCLK high

15

ns

CS high between active period

30

ns

Data setup time (input)

10

ns

Data hold time (input)

0

ns

LDAC width

30

ns

Delay from CS high to LDAC low

30

ns

10

μs

(1)

Specified by design. Not production tested.

(2)

Sample tested during the initial release and after any redesign or process changes that may affect this parameter.

9

Submit Documentation Feedback