数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP84902MS 数据表(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 DP84902MS
功能描述  1,7 Encoder/Decoder Circuit
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

DP84902MS 数据表(HTML) 7 Page - National Semiconductor (TI)

Back Button DP84902MS Datasheet HTML 3Page - National Semiconductor (TI) DP84902MS Datasheet HTML 4Page - National Semiconductor (TI) DP84902MS Datasheet HTML 5Page - National Semiconductor (TI) DP84902MS Datasheet HTML 6Page - National Semiconductor (TI) DP84902MS Datasheet HTML 7Page - National Semiconductor (TI) DP84902MS Datasheet HTML 8Page - National Semiconductor (TI) DP84902MS Datasheet HTML 9Page - National Semiconductor (TI) DP84902MS Datasheet HTML 10Page - National Semiconductor (TI) DP84902MS Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
AC Electrical CharacteristicsWrite Mode are guaranteed over operating conditions (see table)
unless otherwise specified
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Test
(Note 1)
tSU(NRZIO(01))
NRZIO(01) Setup Time wrt WCLK
8
ns
(Note A)
(positive edge) (see
Figures 5 and 8 ) (Note 3)
tH(NRZIO(01))
NRZIO(01) Hold Time wrt WCLK
5
ns
(Note A)
(positive edge) (see
Figures 5 and 8 ) (Note 3)
tPD1
Propagation Delay of Encoder
Precomp
WCLK
WCLK (positive edge) to CODEOUT
Enabled
5
PERIODS
(Note B)
(positive edge) (Note 2) (see
Figures 5 and 7 )
tPD2
Propagation Delay of Encoder
Precomp
WCLK
WCLK (positive edge) to CODEOUT
Disabled
4
PERIODS
(Note B)
(positive edge) (Note 2) (see
Figures 5 and 7 )
tPD3
Propagation Delay of Encoder WG
Precomp
SYNCCLK
(positive edge) to First Valid CODE-
Enabled
19
PERIODS
(Note B)
OUT Output (see
Figures 5 and 7 )
tPD4
Propagation Delay of Encoder WG
Precomp
SYNCCLK
(positive edge) to First Valid CODE-
Disabled
14
PERIODS
(Note B)
OUT Output (see
Figures 5 and 7 )
tSU(EARLY)
EARLY Setup Time wrt CODE-
OUT (positive edge) or CODEOUT
6
ns
(Note A)
(negative edge) (see
Figures 5 and 8 )
tH(EARLY)
EARLY Hold Time wrt CODEOUT
(positive edge) or CODEOUT (negative
6
ns
(Note A)
edge) (see
Figures 5 and 8 )
tSU(LATE)
LATE Setup Time wrt CODEOUT
(positive edge) or CODEOUT (negative
6
ns
(Note A)
edge) (see
Figures 5 and 8 )
tH(LATE)
LATE Hold Time wrt CODEOUT
(positive edge) or CODEOUT (nega-
6
ns
(Note A)
tive edge) (see
Figures 5 and 8 )
tPW(WCLK)
WCLK Pulse Width (High or Low)
10
ns
(Note A)
(see
Figures 5 and 9 )
Note 1
Typical values are specified at 25 C and 5V supply
Note 2
A WCLK period is twice the NRZ rate period since a 2-bit interface is used
Note 3
This specification is valid for either internal or external WCLK mode of operation
Note A
This parameter is guaranteed by outgoing testing
Note B
This specification is provided for information only
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com