数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV7697B 数据表(PDF) 12 Page - STMicroelectronics

部件名 STV7697B
功能描述  Scan Driver for Plasma Display Panels
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV7697B 数据表(HTML) 12 Page - STMicroelectronics

Back Button STV7697B Datasheet HTML 8Page - STMicroelectronics STV7697B Datasheet HTML 9Page - STMicroelectronics STV7697B Datasheet HTML 10Page - STMicroelectronics STV7697B Datasheet HTML 11Page - STMicroelectronics STV7697B Datasheet HTML 12Page - STMicroelectronics STV7697B Datasheet HTML 13Page - STMicroelectronics STV7697B Datasheet HTML 14Page - STMicroelectronics STV7697B Datasheet HTML 15Page - STMicroelectronics STV7697B Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 18 page
background image
Electrical Characteristics
STV7697B
12/18
3.8
AC Timing Characteristics
(VCC = 5V, VPP = 90V, VSSP = 0V, VSSLOG = 0V, VSSSUB = 0V, Tamb = 25
oC, V
ILMax. = 0.2VCC,
VIHMin. =0.8VCC, VOH = 4.0V, VOL = 0.4V and CL = 10pF, unless otherwise specified)
Note:1. See Figure 4: Test Configuration.
2. One output among 64, loading capacitor COUT = 200 pF, other outputs at low level.
Symbol
Parameter
Min.
Typ.
Max.
Units
tCLK
Data Clock Period
125
ns
tRDAT
Logical Data Output Rise Time
20
40
ns
tFDAT
Logical Data Output Fall Time
15
30
ns
tPHL1
Delay of logic data output (high to low transition) after clock (CLK) transition
45
70
ns
tPLH1
Delay of logic data output (low to high transition) after clock (CLK) transition
50
75
ns
tPHL2
Delay of power output change (high to low transition) after clock (CLK) transition
135
200
ns
tPLH2
Delay of power output change (low to high transition) after clock (CLK) transition
100
170
ns
tPHL3
Delay of power output change (high to low transition) after Latch (STB) transition
120
190
ns
tPLH3
Delay of power output change (low to high transition) after Latch (STB) transition
90
160
ns
tPHL4
Delay of power output change (high to low transition) to Blank (BLK) or Polarity
(POL) transition
110
180
ns
tPLH4
Delay of power output change (low to high transition) to Blank (BLK) or Polarity
(POL) transition
80
150
ns
tROUT
Power Output Rise Time (See Note 2)40
80
ns
tFOUT
Power Output Fall Time (See Note 2)
130
200
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com