数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

LP8550TLX/NOPB 数据表(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
部件名 LP8550TLX/NOPB
功能描述  LP8550 High-Efficiency LED Backlight Driver for Notebooks
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

LP8550TLX/NOPB 数据表(HTML) 8 Page - Texas Instruments

Back Button LP8550TLX/NOPB Datasheet HTML 4Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 5Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 6Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 7Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 8Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 9Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 10Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 11Page - Texas Instruments LP8550TLX/NOPB Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 49 page
background image
LP8550
SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014
www.ti.com
7.9
Undervoltage Protection
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
UVLO[1:0] = 00
Disabled
UVLO[1:0] = 01, falling
2.55
2.70
2.94
UVLO[1:0] = 01, rising
2.62
2.76
3.00
VUVLO
VIN UVLO threshold voltage
UVLO[1:0] = 10, falling
5.11
5.40
5.68
V
UVLO[1:0] = 10, rising
5.38
5.70
5.98
UVLO[1:0] = 11, falling
7.75
8.10
8.45
UVLO[1:0] = 11, rising
8.36
8.73
9.20
7.10
Logic Interface Characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
LOGIC INPUT EN
VIL
Input low level
0.4(1)
V
VIH
Input high level
1.2(1)
V
II
Input current
-1(1)
1(1)
μA
LOGIC INPUT VSYNC
VIL
Input low level
0.4(1)
V
VIH
Input high level
2.2(1)
V
II
Input current
–1(1)
1(1)
μA
fVSYNC
Frequency range
58
60
55000
Hz
LOGIC INPUT PWM
VIL
Input low level
0.4(1)
V
VIH
Input high level
2.2(1)
V
II
Input current
–1(1)
1(1)
μA
LOGIC INPUTS SCL, SDA
VIL
Input low level
0.2xVDDIO
(1)
V
VIH
Input high level
0.8xVDDIO
(1)
V
II
Input current
–1(1)
1(1)
μA
LOGIC OUTPUTS SDA, FAULT
VOL
Output low level
IOUT = 3 mA (pull-up current)
0.3
0.5(1)
V
IL
Output leakage current
VOUT = 2.8 V
–1(1)
1(1)
μA
(1)
Limits apply over the full operating ambient temperature range (–30°C
≤ TA ≤ 85°C).
7.11
I
2C Serial Bus Timing Parameters (SDA, SCLK) (1)
MIN
MAX
UNIT
fCLK
Clock frequency
400
kHz
1
Hold time (repeated) START condition
0.6
μs
2
Clock low time
1.3
μs
3
Clock high time
600
ns
4
Setup time for a repeated START condition
600
ns
5
Data hold time
50
ns
6
Data setup time
100
ns
7
Rise time of SDA and SCL
20+0.1Cb
300
ns
8
Fall time of SDA and SCL
15+0.1Cb
300
ns
9
Setup time for STOP condition
600
ns
10
Bus free time between a STOP and a START condition
1.3
μs
(1)
Specified by design. Not production tested. VDDIO = 1.65 V to 5.5 V.
8
Submit Documentation Feedback
Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: LP8550



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com