数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA8024AT 数据表(PDF) 21 Page - NXP Semiconductors

部件名 TDA8024AT
功能描述  IC card interface
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

TDA8024AT 数据表(HTML) 21 Page - NXP Semiconductors

Back Button TDA8024AT Datasheet HTML 17Page - NXP Semiconductors TDA8024AT Datasheet HTML 18Page - NXP Semiconductors TDA8024AT Datasheet HTML 19Page - NXP Semiconductors TDA8024AT Datasheet HTML 20Page - NXP Semiconductors TDA8024AT Datasheet HTML 21Page - NXP Semiconductors TDA8024AT Datasheet HTML 22Page - NXP Semiconductors TDA8024AT Datasheet HTML 23Page - NXP Semiconductors TDA8024AT Datasheet HTML 24Page - NXP Semiconductors TDA8024AT Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 29 page
background image
2004 July 12
21
Philips Semiconductors
Product specification
IC card interface
TDA8024
tf
fall time
CL = 30 pF; note 5
−−
16
ns
δ
duty factor (except for
fXTAL)
CL = 30 pF; note 5
45
55
%
SR
slew rate
slew up or down; CL = 30 pF
0.2
−−
V/ns
Control inputs (pins CLKDIV1, CLKDIV2, CMDVCC, RSTIN and 5V/3V); note 6
VIL
LOW-level input voltage
−0.3
+0.3VDD
V
VIH
HIGH-level input voltage
0.7VDD
VDD + 0.3 V
ILIL
LOW-level input leakage
current
0<VIL <VDD
−−
1
µA
ILIH
HIGH-level input leakage
current
0<VIH <VDD
−−
1
µA
Card presence inputs (pins PRES and PRES); note 7
VIL
LOW-level input voltage
−0.3
+0.3VDD
V
VIH
HIGH-level input voltage
0.7VDD
VDD + 0.3 V
ILIL
LOW-level input leakage
current
0<VIL <VDD
−−
5
µA
ILIH
HIGH-level input leakage
current
0<VIH <VDD
−−
5
µA
Interrupt output (pin OFF; NMOS drain with integrated 20 k
Ω pull-up resistor to VDD)
VOL
LOW-level output voltage
IOL = 2 mA
0
0.3
V
VOH
HIGH-level output voltage
IOH = −15 µA
0.75VDD
−−
V
Rpu
integrated pull-up resistor
20 k
Ω pull-up resistor to VDD
16
20
24
k
Protection and limitation
ICC(sd)
shutdown and limitation
current pin VCC
130
150
mA
II/O(lim)
limitation current pins I/O,
AUX1 and AUX2
−15
+15
mA
ICLK(lim)
limitation current pin CLK
−70
+70
mA
IRST(lim)
limitation current pin RST
−20
+20
mA
Tsd
shut-down temperature
150
−°C
Timing
tact
activation time
see Fig.7
50
220
µs
tde
deactivation time
see Fig.8
50
80
100
µs
t3
start of the window for
sending CLK to the card
see Fig.7
50
130
µs
t5
end of the window for
sending CLK to the card
see Fig.7
140
220
µs
tdebounce
debounce time pins PRES
and PRES
see Fig.10
5
8
11
ms
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com