LM93 datasheet(21/92 Pages) NSC

21 / 92 page

14.0 SMBus Interface (Continued)

14.5.3.3 SMBus Write Block to Any Address

The start address for a block write is embedded in this transaction. In this operation the master sends a block of data to the slave

as follows:

The master device asserts a START condition.

The master sends the 7-bit slave address followed by the write bit (low).

The addressed slave device asserts ACK.

The master sends a command code that tells the slave device to expect a block write. The LM93 command code for a block

write is F0h.

The slave asserts ACK.

The master sends a byte that tells the slave device how many data bytes it will send (N). The SMBus specification allows a

maximum of 32 data bytes to be sent in a block write.

The slave asserts ACK.

The master sends data byte 1, the starting address of the block write.

The slave asserts ACK after each data byte.

10. The master sends data byte 2.

11. The slave asserts ACK.

12. The master continues to send data bytes and the slave asserts ACK for each byte.

13. The master asserts a STOP condition to end the transaction.

910

Slave

Address

Command

F0h

(Block

Write)

Byte

Count

(N)

Data

Byte 1

(Start

Address)

Data

Byte 2

Data

Byte N

Special Notes

Any attempts to write to bytes beyond normal address space are acknowledged by the LM93 but are ignored.

Block writes do not wrap from address FFh back to 00h the address remains at FFh.

The Byte Count field is ignored by the LM93. The master device may send more or less bytes and the LM93 accepts them.

The SMBus specification requires that block writes never exceed 32 data bytes. Meeting this requirement means that only 31

actual data bytes can be sent (the register address counts as one byte). The LM93 does not care if this requirement is met.

14.5.3.4 I

2C™ Block Write

In this transaction the master sends a block of data to the LM93 as follows:

The master device asserts a START condition.

The master sends the 7-bit slave address followed by the write bit (low).

The addressed slave device asserts ACK.

The master sends the starting address of the block write.

The slave asserts ACK after each data byte.

The master sends data byte 1.

The slave asserts ACK.

The master continues to send data bytes and the slave asserts ACK for each byte.

The master asserts a STOP condition to end the transaction

Slave

Address

Data

Byte 1

Data

Byte N

Special Notes:

Any attempts to write to bytes beyond normal address space are acknowledged by the LM93 but are ignored.

Block writes do not wrap from address FFh back to 00h the address remains at FFh.

LM93 数据表(PDF) 21 Page - National Semiconductor (TI)

LM93 数据表(HTML) 21 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表下载

链接网址

LM93 数据表(PDF) 21 Page - National Semiconductor (TI)

LM93 数据表(HTML) 21 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表 下载

链接网址

数据表下载