GTL2002DP datasheet(4/14 Pages) PHILIPS

4 / 14 page

Philips Semiconductors

Product data sheet

GTL2002

2-bit bi-directional low voltage translator

2004 Sep 29

APPLICATIONS

Bi-directional translation

For the bi-directional clamping configuration, higher voltage to lower voltage or lower voltage to higher voltage, the GREF input must be

connected to DREF and both pins pulled to HIGH side VCC through a pull-up resistor (typically 200 kΩ). A filter capacitor on DREF is

recommended. The processor output can be totem pole or open drain (pull-up resistors may be required) and the chipset output can be totem

pole or open drain (pull-up resistors are required to pull the Dn outputs to VCC). However, if either output is totem pole, data must be

uni-directional or the outputs must be 3-statable and the outputs must be controlled by some direction control mechanism to prevent

HIGH-to-LOW contentions in either direction. If both outputs are open drain, no direction control is needed. The opposite side of the reference

transistor (SREF) is connected to the processor core power supply voltage. When DREF is connected through a 200 kΩ resistor to a 3.3 V to

5.5 V VCC supply and SREF is set between 1.0 V to VCC – 1.5 V, the output of each Sn has a maximum output voltage equal to SREF and the

output of each Dn has a maximum output voltage equal to VCC.

1.8 V

GND

GREF

SREF

1.5 V

1.2 V

1.0 V

SA00642

GTL2002

VCORE

CPU I/O

CHIPSET I/O

TOTEM POLE OR

OPEN DRAIN I/O

TYPICAL BI-DIRECTIONAL VOLTAGE TRANSLATION

5 V

VCC

CHIPSET I/O

3.3 V

VCC

INCREASE BIT

SIZE BY USING

10 BIT GTL2010 OR

22 BIT GTL2000

DREF

200 k

Ω

Figure 4. Bi-directional translation to multiple higher voltage levels such as an I2C-bus application

GTL2002DP 数据表(PDF) 4 Page - NXP Semiconductors

GTL2002DP 数据表(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

数据表下载