AS4C2M32SA-6TCN datasheet(5/54 Pages) ALSC

5 / 54 page

Pin Descriptions

Table 2. Pin Details

Symbol Type Description

CLK

Input

Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive

edge of CLK. CLK also increments the internal burst counter and controls the output registers.

CKE

Input

Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE goes low

synchronously with clock (set-up and hold time same as other inputs), the internal clock is

suspended from the next clock cycle and the state of output and burst address is frozen as long

as the CKE remains low. When all banks are in the idle state, deactivating the clock controls

the entry to the Power Down and Self Refresh modes. CKE is synchronous except after the

device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until

exiting the same mode. The input buffers, including CLK, are disabled during Power Down and

Self Refresh modes, providing low standby power.

BA0,

BA1

Input

Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or

BankPrecharge command is being applied. The bank address BA0 and BA1 is used latched in

mode register set.

A0-A10

Input

Address Inputs: A0-A10 are sampled during the BankActivate command (row address A0-

A10) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge) to

select one location out of the 512K available in the respective bank. During a Precharge

command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH). The

address inputs also provide the op-code during a Mode Register Set or Special Mode Register

Set command.

CS#

Input

Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command

decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external

bank selection on systems with multiple banks. It is considered part of the command code.

RAS#

Input

Row Address Strobe: The RAS# signal defines the operation commands in conjunction with

the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS# and CS#

are asserted "LOW" and CAS# is asserted "HIGH," either the BankActivate command or the

Precharge command is selected by the WE# signal. When the WE# is asserted "HIGH," the

BankActivate command is selected and the bank designated by BA is turned on to the active

state. When the WE# is asserted "LOW," the Precharge command is selected and the bank

designated by BA is switched to the idle state after the precharge operation.

CAS#

Input

Column Address Strobe: The CAS# signal defines the operation commands in conjunction

with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is

held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS#

"LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."

WE#

Input

Write Enable: The WE# signal defines the operation commands in conjunction with the RAS#

and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select

the BankActivate or Precharge command and Read or Write command.

DQM0 -

DQM3

Input

Data Input/Output Mask: Data Input Mask: DQM0-DQM3 are byte specific. Input data is

masked when DQM is sampled HIGH during a write cycle. DQM3 masks DQ31-DQ24, DQM2

masks DQ23-DQ16, DQM1 masks DQ15-DQ8, and DQM0 masks DQ7-DQ0.

DQ0-

DQ31

Input/

Output

Data I/O: The DQ0-31 input and output data are synchronized with the positive edges of CLK.

The I/Os are byte-maskable during Reads and Writes.

No Connect: These pins should be left unconnected.

VDDQ

Supply

DQ Power: Provide isolated power to DQs for improved noise immunity.

VSSQ

Supply

DQ Ground: Provide isolated ground to DQs for improved noise immunity.

VDD

Supply

Power Supply: +3.3V±0.3V

VSS

Supply

Ground

AS4C2M32SA-6TIN

AS4C2M32SA-6TCN

AS4C2M32SA-7TCN

Confidential

-5/54-

Rev.1.0 Sep. 2015

AS4C2M32SA-6TCN 数据表(PDF) 5 Page - Alliance Semiconductor Corporation

AS4C2M32SA-6TCN 数据表(HTML) 5 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载

链接网址

AS4C2M32SA-6TCN 数据表(PDF) 5 Page - Alliance Semiconductor Corporation

AS4C2M32SA-6TCN 数据表(HTML) 5 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表 下载

链接网址

数据表下载