AS4C2M32SA-6TCN datasheet(9/54 Pages) ALSC

9 / 54 page

CLK

COMMAND

DQM

Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

CAS# latency=2

tCK2, DQ

Must be Hi-Z before

the Write Command

NOP

BANKA

ACTIVATE

NOP

READ A WRITE A

DIN A0

DIN A1

NOP

DIN A2

NOP

DIN A3

NOP

Figure 7. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 2)

Don’t Care

CLK

COMMAND

DQM

CAS# latency=2

tCK2, DQ

Must be Hi-Z before

the Write Command

NOP

READ A

NOP

DIN B3

DIN B2

DIN B1

DIN B0

NOP

WRITE B

NOP

Figure 8. Read to Write Interval (Burst Length ≧ 4, CAS# Latency = 3)

CLK

COMMAND

NOP

READ A

NOP

WRITE B

NOP

DQM

DOUT A0

DIN B0

DIN B1

DIN B2

CAS# Latency=3

tCK3, DQ

Must be Hi-Z before

the Write Command

Don’t Care

A read burst without the auto precharge function may be interrupted by a BankPrecharge/

PrechargeAll command to the same bank. The following figure shows the optimum time that

BankPrecharge/ PrechargeAll command is issued in different CAS latency.

AS4C2M32SA-6TIN

AS4C2M32SA-6TCN

AS4C2M32SA-7TCN

Confidential

-9/54-

Rev.1.0 Sep. 2015

AS4C2M32SA-6TCN 数据表(PDF) 9 Page - Alliance Semiconductor Corporation

AS4C2M32SA-6TCN 数据表(HTML) 9 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载

链接网址

AS4C2M32SA-6TCN 数据表(PDF) 9 Page - Alliance Semiconductor Corporation

AS4C2M32SA-6TCN 数据表(HTML) 9 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表 下载

链接网址

数据表下载