| 数据搜索系统,热门电子元器件搜索 |
|
MT9072AB 数据表(PDF) 4 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB 数据表(HTML) 4 Page - Zarlink Semiconductor Inc |
|
4 / 275 page ![]() MT9072 Data Sheet 4 Zarlink Semiconductor Inc. Common Channel Signaling Timeslot Assigner • Selected 64 Kbit/s CCS channels (for V5.2 and GR-303) can be routed to/from an external multichannel HDLC, using the CSTi/0 pins Access and Monitoring for National (Sa) Bits (E1 mode only) • In addition to the datalink functions, the Sa bits can be accessed using: • Single byte register • Five byte transmit and receive national bit buffers • A maskable interrupt is generated on the change of state of any Sa bit Slip Buffers • Operates at 4 kbit/s (FDL), 56 kbit/s or 64 kbit/s • Operates at 4, 8, 12, 16 or 20 kbit/s (Sa bits) or 64 kbit/s T1/J1 Mode E1 Mode Transmit Slip Buffer • Two-frame slip buffer capable of performing a controlled slip. Intended for rate conversion in the transmit direction Receive Slip Buffer • Two-frame slip buffer capable of performing a controlled slip • Wander tolerance of 208 UI peak-to-peak • Programmable delay • Indication of slip • Transmit slips are independent of receive slips • Indication of slip direction • Indication of slip • Indication of slip direction Receive Slip Buffer • Two-frame slip buffer capable of performing a controlled slip • Wander tolerance of 142 UI (92 µs) peak • Indication of slip • Indication of slip direction T1/J1 Mode E1 Mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |