CS89712 datasheet(85/170 Pages) CIRRUS

85 / 170 page

CS89712

DS502PP2

3.5.3

SYSCON3 System Control Register 3 (address 0x8000.2200)

This register allows additional control for the CS89712. The bits of this register are defined in Table 38.

Reserved

ENPD67

128Fs

FASTWAKE

VERSN[2]

Reserved

VERSN[1]

Reserved

VERSN[0]

Reserved

ADCCKNSEN

DAISEL

CLKCTL1

CLKCTL0

ADCCON

Bit

Description

ADCCON: Determines whether the ADC Configuration Extension field SYNCIO(31:16) is to be

used for ADC configuration data. When this bit = 0 (default state) the ADC Configuration Byte

SYNCIO(7:0) only is used for compatibility with the CL-PS7111. When this bit = 1, the ADC Con-

figuration Extension field in the SYNCIO register is used for ADC Configuration data and the

value in the ADC Configuration Byte (SYNCIO(6:0)) selects the length of the data (8-bit to 16-bit).

1:2

CLKCTL(1:0): Determines the frequency of operation of the processor and Wait State scaling.

The table below lists the available options.

Note: To determine the number of wait states programmed refer to Table 46 and Table 47. Under

no circumstances should the CLKCTL bits be changed using a buffered write.

DAISEL: When set selects the DAI Interface. When cleared selects either the SSI or telephony

codec interface (i.e., DAISEL bit is default low).

ADCCKNSEN: When set, configuration data is transmitted on ADCOUT at the rising edge of the

ADCCLK, and data is read back on the falling edge on the ADCIN pin. When clear (default), the

opposite edges are used.

5:7

VERSN[0:2]: Additional read-only version bits — will read ‘000’

Reserved. This bit must be set to zero

128Fs: When set, this selects the 128 fs mode. Cleared by default to enable 64 fs operation.

ENPD67: Pd[6-7] control the byte mask of the SDRAM interface. Setting of this bit allows their

use as GPIO bits for applications not using SDRAM.

Table 39. SYSCON3

CLKCTL(1:0)

Value

Processor

Frequency

Memory Bus

Frequency

Wait State Scaling

18.432 MHz

36.864 MHz

49.152 MHz

36.864 MHz

73.728 MHz

36.864 MHz

CS89712 数据表(PDF) 85 Page - Cirrus Logic

CS89712 数据表(HTML) 85 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

CS89712 数据表(PDF) 85 Page - Cirrus Logic

CS89712 数据表(HTML) 85 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载