CS89712 datasheet(133/170 Pages) CIRRUS

133 / 170 page

CS89712

DS502PP2

133

3.18.18 Test Control Register (TestCTL, address offset 0118h)

TestCTL controls the diagnostic test modes of the CS89712.

At reset, if no EEPROM is found by the CS89712, then the register has the following initial state. If an EEPROM is

found, then the register’s initial value may be set by the EEPROM. See Section 2.24,

“Programming the EEPROM”.

Reset value is: 0000 0000 0001 1001

3.19 Initiate Transmit Registers

3.19.1

Transmit Command Request Register (TxCMD, address offset 144h)

The word written to offset 0144h tells the CS89712 how the next packet should be transmitted. Note that this Ether-

net Port location is write-only, and the written word can be read from Ethernet address offset 0108h. The

5:0

DisableLT

011001

FDX

Disable Backoff

RSVD

ENDEC loop

Bit

Description

011001: These bits provide an internal address used by the CS89712 to identify this as register

19, the Test Control Register.

DisableLT: When set, the 10BASE-T interface allows packet transmission and reception

regardless of the link status. DisableLT is used in conjunction with the LinkOK (Register 14,

LineST, Bit 7) as follows:

ENDECloop: When set, the CS89712 enters internal loopback mode where the internal

Manchester encoder output is connected to the decoder input. The 10BASE-T are disabled.

When clear, the CS89712 is configured for normal operation

Disable Backoff: When set, the backoff algorithm is disabled. The CS89712 transmitter looks

only for completion of the inter packet gap before starting transmission. When clear, the back-

off algorithm is used.

FDX: When set, 10BASE-T full duplex mode is enabled and CRS (Register 14, LineST, Bit E)

is ignored. This bit must be set when performing loopback tests on the 10BASE-T port. When

clear, the CS89712 is configured for standard half-duplex 10BASE-T operation.

RSVD: Reserved; must be a “0” when writing to this register.

Table 83. Test Control

LinkOK

DisableLT

No packet transmission for reception allowed.

Transmitter sends link impulses.

DisableLT overrides LinkOK to allow packet

transmission and reception. Transmitter does not

send link pulses.

N/A

Disable has no meaning if LinkOK = 1.

7:6

5:0

TxStart

001001

TxPadDis

CBA

InhibitCRC

Onecoll

Force

CS89712 数据表(PDF) 133 Page - Cirrus Logic

CS89712 数据表(HTML) 133 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载