STM32F412RG datasheet(159/193 Pages) STMICROELECTRONICS

159 / 193 page

DocID028087 Rev 4

159/193

STM32F412xE/G

Electrical characteristics

161

6.3.26

SD/SDIO MMC/eMMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in Table 95 for the SDIO are derived from

tests performed under the ambient temperature, fPCLK2 frequency and VDD supply voltage

conditions summarized in Table 15, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5VDD

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output

characteristics.

Table 94. Synchronous non-multiplexed PSRAM write timings(1)(2)

1. CL = 30 pF.

2. Based on characterization, not tested in production.

Symbol

Parameter

Min

Max

Unit

tw(CLK)

FSMC_CLK period

2THCLK – 0.5

td(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x=0..2)

td(CLKH-NExH) FSMC_CLK high to FSMC_NEx high (x= 0…2)

THCLK + 0.5

td(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low

td(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high

td(CLKL-AV)

FSMC_CLK low to FSMC_Ax valid (x=16…25)

td(CLKH-AIV)

FSMC_CLK high to FSMC_Ax invalid (x=16…25)

THCLK

td(CLKL-NWEL) FSMC_CLK low to FSMC_NWE low

1.5

td(CLKH-NWEH) FSMC_CLK high to FSMC_NWE high

THCLK + 0.5

td(CLKL-Data) FSMC_D[15:0] valid data after FSMC_CLK low

td(CLKL-NBLL) FSMC_CLK low to FSMC_NBL low

td(CLKH-NBLH) FSMC_CLK high to FSMC_NBL high

THCLK

tsu(NWAIT-

CLKH)

FSMC_NWAIT valid before FSMC_CLK high

th(CLKH-NWAIT) FSMC_NWAIT valid after FSMC_CLK high

STM32F412RG 数据表(PDF) 159 Page - STMicroelectronics

STM32F412RG 数据表(HTML) 159 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载