数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F413RHT6 数据表(PDF) 114 Page - STMicroelectronics

部件名 STM32F413RHT6
功能描述  ARM-Cortex-M4 32b MCUFPU, 125 DMIPS, up to 1.5MB Flash, 320KB RAM, USB OTG FS, 1 ADC, 2 DACs, 2 DFSDMs
PDF  207 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F413RHT6 数据表(HTML) 114 Page - STMicroelectronics

Back Button STM32F413RHT6 Datasheet HTML 110Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 111Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 112Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 113Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 114Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 115Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 116Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 117Page - STMicroelectronics STM32F413RHT6 Datasheet HTML 118Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 207 page
background image
Electrical characteristics
STM32F413xG/H
114/207
DocID029162 Rev 2
6.3.10
PLL characteristics
The parameters given in Table 46 and Table 47 are derived from tests performed under
temperature and VDD supply voltage conditions summarized in Table 16.
Table 46. Main PLL characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLL_IN
PLL input clock(1)
-0.95(2)
12.10
MHz
fPLLP_OUT
PLLP multiplier output clock
-
24
-
100
fPLLQ_OUT
48 MHz PLLQ multiplier
output clock
--
48
75
fPLLR_OUT
PLLR multiplier output clock
for I2S and SAI
-
-
-
216
fVCO_OUT
PLL VCO output
-
100
-
432
tLOCK
PLL lock time
VCO freq = 100 MHz
75
-
200
µs
VCO freq = 432 MHz
100
-
300
Jitter(3)
Cycle-to-cycle jitter
System clock
100 MHz
RMS
-
25
-
ps
peak
to
peak
-
±150
-
Period Jitter
RMS
-
15
-
peak
to
peak
-
±200
-
Bit Time CAN jitter
Cycle to cycle at 1 MHz
on 1000 samples.
-
330
-
IDD(PLL)(4)
PLL power consumption on VDD
VCO freq = 100 MHz
VCO freq = 432 MHz
0.15
0.45
-
0.40
0.75
mA
IDDA(PLL)(4)
PLL power consumption on
VDDA
VCO freq = 100 MHz
VCO freq = 432 MHz
0.30
0.55
-
0.40
0.85
1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared
between PLL and PLLI2S.
2. Guaranteed by design.
3. The use of two PLLs in parallel could degraded the Jitter up to +30%.
4. Guaranteed by characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com