| 数据搜索系统,热门电子元器件搜索 |
|
AD9751AST 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9751AST 数据表(HTML) 4 Page - Analog Devices |
|
4 / 26 page ![]() REV. 0 –4– AD9751–SPECIFICATIONS CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9751 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. WARNING! ESD SENSITIVE DEVICE (TMIN to TMAX, AVDD = 3.3 V, DVDD = 3.3 V, PLLVDD = 3.3 V, CLKVDD = 3.3 V, IOUTFS = 20 mA, unless otherwise noted.) DIGITAL SPECIFICATIONS Parameter Min Typ Max Unit DIGITAL INPUTS Logic “1” 2.1 3 V Logic “0” 0 0.9 V Logic “1” Current –10 +10 µA Logic “0” Current –10 +10 µA Input Capacitance 5 pF Input Setup Time (tS) 0.5 1.0 ns Input Hold Time (tH) 0.5 1.0 ns Input Setup Time (tS, PLLVDD = 0 V) –1.5 –1.0 ns Input Hold Time (tH, PLLVDD = 0 V)) 1.7 2.5 ns Min CLK Freq 1 6.25 MHz ABSOLUTE MAXIMUM RATINGS * Parameter With Respect to Min Max Unit AVDD, DVDD, CLKVDD, PLLVDD ACOM, DCOM, CLKCOM, PLLCOM –0.3 +3.9 V AVDD, DVDD, CLKVDD, PLLVDD ACOM, DCOM, CLKCOM, PLLCOM –3.9 +3.9 V ACOM, DCOM, CLKCOM, PLLCOM ACOM, DCOM, CLKCOM, PLLCOM –0.3 +3.9 V REFIO, REFLO, FSADJ ACOM –0.3 AVDD + 0.3 V IOUTA, IOUTB ACOM –1.0 AVDD + 0.3 V Digital Data Inputs (DB9 to DB0) DCOM –0.3 DVDD + 0.3 V CLK+/CLK–, PLLLOCK CLKCOM –0.3 CLKVDD + 0.3 V DIV0, DIV1, RESET CLKCOM –0.3 CLKVDD + 0.3 V LPF PLLCOM –0.3 PLLVDD + 0.3 V Junction Temperature 150 °C Storage Temperature –65 +150 °C Lead Temperature (10 sec) 300 °C *Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. ORDERING GUIDE Temperature Package Package Model Range Description Option AD9751AST –40 °C to +85°C 48-Lead LQFP ST-48 AD9751-EB Evaluation Board NOTE Min CLK freq only applies when using internal PLL. When PLL is disabled, there is no minimum CLK frequency. THERMAL CHARACTERISTIC Thermal Resistance 48-Lead LQFP θJA = 91°C/W PORT 1 DATA X DATA Y tH tS tLPW tPD DATA X DATA Y tPD PORT 2 IOUTA OR IOUTB INPUT CLK (PLL ENABLED) 1 CLOCK @ PLLLOCK (PLL DISABLED) DATA IN Figure 1. I/O Timing |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |