 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD9751AST 数据表(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9751AST 数据表(HTML) 3 Page - Analog Devices |
|
|
3 / 26 page  REV. 0 –3– AD9751 (TMIN to TMAX, AVDD = 3.3 V, DVDD = 3.3 V, PLLVDD = 0 V, CLKVDD = 3.3 V, IOUTFS = 20 mA, Differential Transformer Coupled Output, 50 Doubly Terminated, unless otherwise noted.) DYNAMIC SPECIFICATIONS Parameter Min Typ Max Unit DYNAMIC PERFORMANCE Maximum Output Update Rate (fDAC) 300 MSPS Output Settling Time (tST) (to 0.1%) 1 11 ns Output Propagation Delay (tPD) 1 1ns Glitch Impulse 1 5 pV-s Output Rise Time (10% to 90%) 1 2.5 ns Output Fall Time (90% to 10%) 1 2.5 ns Output Noise (IOUTFS = 20 mA) 50 pA/ √Hz Output Noise (IOUTFS = 2 mA) 30 pA/ √Hz AC LINEARITY Spurious-Free Dynamic Range to Nyquist fDAC = 100 MSPS; fOUT = 1.00 MHz 0 dBFS Output 70 80 dBc –6 dBFS Output 72 dBc –12 dBFS Output 72 dBc fDATA = 65 MSPS; fOUT = 1.1 MHz 2 73 dBc fDATA = 65 MSPS; fOUT = 5.1 MHz 2 73 dBc fDATA = 65 MSPS; fOUT = 10.1 MHz 2 72 dBc fDATA = 65 MSPS; fOUT = 20.1 MHz 2 68 dBc fDATA = 65 MSPS; fOUT = 30.1 MHz 2 64 dBc fDAC = 200 MSPS; fOUT = 1.1 MHz 74 dBc fDAC = 200 MSPS; fOUT = 11.1 MHz 71 dBc fDAC = 200 MSPS; fOUT = 31.1 MHz 66 dBc fDAC = 200 MSPS; fOUT = 51.1 MHz 66 dBc fDAC = 200 MSPS; fOUT = 71.1 MHz 63 dBc fDAC = 300 MSPS; fOUT = 1.1 MHz 74 dBc fDAC = 300 MSPS; fOUT = 26.1 MHz 71 dBc fDAC = 300 MSPS; fOUT = 51.1 MHz 66 dBc fDAC = 300 MSPS; fOUT = 101.1 MHz 66 dBc fDAC = 300 MSPS; fOUT = 141.1 MHz 63 dBc Spurious-Free Dynamic Range within a Window fDAC = 100 MSPS; fOUT = 1 MHz; 2 MHz Span 0 dBFS 81 91 dBc fDAC = 65 MSPS; fOUT = 5.02 MHz; 2 MHz Span 81 dBc fDAC = 150 MSPS; fOUT = 5.04 MHz; 4 MHz Span 81 dBc Total Harmonic Distortion fDAC = 100 MSPS; fOUT = 1.00 MHz 0 dBFS –80 –69 dBc fDAC = 65 MHz; fOUT = 2.00 MHz –72 dBc fDAC = 150 MHz; fOUT = 2.00 MHz –72 dBc Multitone Power Ratio (Eight Tones at 110 kHz Spacing) fDAC = 65 MSPS; fOUT = 2.00 MHz to 2.77 MHz 0 dBFS Output 69 dBc –6 dBFS Output 67 dBc –12 dBFS Output 65 dBc NOTES 1Measured single-ended into 50 Ω load. 2Single-Port Mode (PLL disabled, DIV0 = 1, DIV1 = 0, data on Port 1). Specifications subject to change without notice. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
