数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7754AR 数据表(PDF) 9 Page - Analog Devices

部件名 ADE7754AR
功能描述  ADE7754
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7754AR 数据表(HTML) 9 Page - Analog Devices

Back Button ADE7754AR Datasheet HTML 5Page - Analog Devices ADE7754AR Datasheet HTML 6Page - Analog Devices ADE7754AR Datasheet HTML 7Page - Analog Devices ADE7754AR Datasheet HTML 8Page - Analog Devices ADE7754AR Datasheet HTML 9Page - Analog Devices ADE7754AR Datasheet HTML 10Page - Analog Devices ADE7754AR Datasheet HTML 11Page - Analog Devices ADE7754AR Datasheet HTML 12Page - Analog Devices ADE7754AR Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 44 page
background image
REV. PrG 01/03
PRELIMINARY TECHNICAL DATA
ADE7754
– 9 –
Pin No.
MNEMONIC
DESCRIPTION
19
CLKIN
Master clock for ADCs and digital signal processing. An external clock can be pro-
vided at this logic input. Alternatively, a parallel resonant AT crystal can be connected
across CLKIN and CLKOUT to provide a clock source for the ADE7754. The clock
frequency for specified operation is 10MHz. Ceramic load capacitors of between 22pF
and 33pF should be used with the gate oscillator circuit. Refer to crystal manufacturers
data sheet for load capacitance requirements
20
CLKOUT
A crystal can be connected across this pin and CLKIN as described above to provide a
clock source for the ADE7754. The CLKOUT pin can drive one CMOS load when
either an external clock is supplied at CLKIN or a crystal is being used.
21
CS
Chip Select. Part of the four wire Serial Interface. This active low logic input allows
the ADE7754 to share the serial bus with several other devices. See ADE7754 Serial Inter-
face.
.
22
D I N
Data Input for the Serial Interface. Data is shifted in at this pin on the falling edge of
SCLK—see ADE7754 Serial Interface.
23
SCLK
Serial Clock Input for the synchronous serial interface. All Serial data transfers are
synchronized to this clock—see ADE7754 Serial Interface. The SCLK has a Schmidt-trig-
ger Input for use with a clock source which has a slow edge transition time, e.g.,
opto-isolator outputs etc.
24
DOUT
Data Output for the Serial Interface. Data is shifted out at this pin on the rising edge of
SCLK. This logic output is normally in a high impedance state unless it is driving data
onto the serial data bus—see ADE7754 Serial Interface.
PIN CONFIGURATION
SOIC Package
TOP VIEW
(Not to Scale)
ADE7754
REFIn/Out
AGND
ICN
ICP
IBN
CF
DGND
DVDD
AVDD
IBP
IAN
IAP
VN
VCP
VBP
VAP
RESET
CS
SCLK
DIN
DOUT
IRQ
CLKIN
CLKOUT
2
3
4
5
6
7
8
9
10
11
12
1
24
23
22
21
20
19
18
17
16
15
14
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com