TUSB2136 datasheet(16/50 Pages) TI

16 / 50 page

2–4

2.2.6

PCON: Power Control Register (at SFR 87h)

210

SMOD

RSV

GF1

GF0

RSV

IDL

R/W

R/O

R/W

R/O

R/W

BIT

NAME

RESET

FUNCTION

IDL

MCU idle mode bit. This bit can be set by the MCU and is cleared only by the INT1 interrupt.

IDL = 0

The MCU is not in idle mode. This bit is cleared by the INT1 interrupt logic when INT1 is

asserted for at least 400

µs.

IDL = 1

The MCU is in idle mode and RAM is in low-power mode. The oscillator/APLL is off and the

WDT is suspended. When in suspend mode, only INT1 can be used to exit from the idle state

and generate an interrupt. INT1 must be asserted for at least 400

µs for the interrupt to be

recognized.

RSV

Reserved

3–2

GF[1:0]

General-purpose bits. The MCU can write and read them.

6–4

RSV

Reserved

SMOD

Double baud-rate control bit. For more information see the UART serial interface in the M8052 core

specification.

2.3

Buffers + I/O RAM Map

The address range from FD80 to FFFF is reserved for data buffers, setup packet, endpoint descriptor blocks (EDB),

and all I/O. RAM space of 512 bytes [FD80–FF7F] is used for EDB and buffers. The FF80–FFFF range is used for

memory-mapped registers (MMR). Table 2–1 represents the internal XDATA space allocation.

Table 2–1. XDATA Space

DESCRIPTION

ADDRESS RANGE

FFFF

Internal

memory mapped registers

↑

memory mapped registers

(MMR)

↑

memory ma

ed registers

(MMR)

FF80

FF7F

it d

i t

Endpoint descriptor blocks

(EDB)

↑

(EDB)

FF08

FF07

Setup packet buffer

↑

Setu

acket buffer

FF00

FEFF

512 B t

Input endpoint-0 buffer

↑

512 -Byte

RAM

In ut end oint 0 buffer

FEF8

RAM

FEF7

Output endpoint-0 buffer

↑

Out ut end oint 0 buffer

FEF0

FEEF

Dt bff

Data buffers

↑

Data buffers

(368 bytes)

↑

(368 bytes)

FD80

TUSB2136 数据表(PDF) 16 Page - Texas Instruments

TUSB2136 数据表(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载