ADLD8403ACPZ-R2 datasheet(4/11 Pages) AD

4 / 11 page

Data Sheet

ADLD8403

SPECIFICATIONS

VCC = 12.5 V, RL = 100 Ω, GDIFF = 13 (fixed), PD_A = 0, PD_B = 0, T = 25°C, typical DSL application circuit, unless otherwise noted.

Table 1.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

DYNAMIC PERFORMANCE

−3 dB Small Signal Bandwidth

MHz

VOUT = 0.1 V p-p, differential

−3 dB Large Signal Bandwidth

MHz

VOUT = 2 V p-p, differential

Differential Gain

12.8

13.2

V/V

NOISE/DISTORTION PERFORMANCE

Multitone Power Ratio (MTPR)

−65

dBc

26 kHz to 2.2 MHz, ZLINE = 100 Ω, differential load

Differential Output Noise

120

nV/√Hz

f = 10 kHz

INPUT CHARACTERISTICS

Referred to Output (RTO) Offset Voltage

<100

Single-ended

200

Differential

Input Resistance

kΩ

Differential

Input Capacitance

Differential

OUTPUT CHARACTERISTICS

Differential Output Voltage Swing

43.4

ΔVOUT, RL = 100 Ω

POWER SUPPLY

Operating Range, Single Supply

11.75

12.5

Total Quiescent Current

Full chip

PD_A = 0, PD_B = 0, PD_PMP = 0

35.6

Pumps are on, both channels active

PD_A = 0, PD_B = 0, PD_PMP = 1

22.0

Pumps are off, both channels active

PD_A = 0, PD_B = 1, PD_PMP = 0

21.0

23.5

Pumps are on, one channel active

PD_A = 0, PD_B = 1, PD_PMP = 1

10.6

Pumps are off, one channel active

PD_A = 1, PD_B = 1

2.5

3.5

Pumps are off, both channels inactive

Common-Mode Voltage

With respect to midsupply

Threshold

PD_A = 0, PD_B = 0

0.8

PD_A = 1, PD_B = 1

2.4

Input Current

PD_A = 0, PD_B = 0

µA

0 ≡ 0.8 V

PD_A = 1, PD_B = 1

µA

1 ≡ 2.4 V

Rev. C | Page 3 of 10

ADLD8403ACPZ-R2 数据表(PDF) 4 Page - Analog Devices

ADLD8403ACPZ-R2 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11

数据表下载

链接网址

ADLD8403ACPZ-R2 数据表(PDF) 4 Page - Analog Devices

ADLD8403ACPZ-R2 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11

数据表 下载

链接网址

数据表下载