数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MAX96708 数据表(PDF) 13 Page - Maxim Integrated Products

部件名 MAX96708
功能描述  14-Bit GMSL Deserializer
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

MAX96708 数据表(HTML) 13 Page - Maxim Integrated Products

Back Button MAX96708 Datasheet HTML 9Page - Maxim Integrated Products MAX96708 Datasheet HTML 10Page - Maxim Integrated Products MAX96708 Datasheet HTML 11Page - Maxim Integrated Products MAX96708 Datasheet HTML 12Page - Maxim Integrated Products MAX96708 Datasheet HTML 13Page - Maxim Integrated Products MAX96708 Datasheet HTML 14Page - Maxim Integrated Products MAX96708 Datasheet HTML 15Page - Maxim Integrated Products MAX96708 Datasheet HTML 16Page - Maxim Integrated Products MAX96708 Datasheet HTML 17Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 68 page
background image
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
PARALLEL CLOCK OUTPUT (PCLKOUT)
Clock Frequency
fPCLKOUT
BWS = 1, DRS = 1, single output
6.25
12.5
MHz
BWS = 0, DRS = 1, single output
8.33
16.66
BWS = 1, DRS = 0, single output
12.5
43.5
BWS = 0, DRS = 0, single output
16.66
58
BWS = 1, DRS = 0, double output
25
87
BWS = 0, DRS = 0, double output
33.33
116
Data Valid Before Clock
tDVB
PCLKOUT and DOUT_, DCS = 1,
CL = 10pF or DCS = 0, CL = 5pF,
nonstaggered DOUT_
0.4T
0.5T
ns
PCLKOUT and DOUT_, DCS = 1,
CL = 10pF or DCS = 0, CL = 5pF,
staggered DOUT_
0.35T
0.4T
Data Valid After Clock
tDVA
PCLKOUT and DOUT_, DCS = 1,
CL = 10pF or DCS = 0, CL = 5pF,
nonstaggered DOUT_
0.35T
0.4T
ns
PCLKOUT and DOUT_, DCS = 1, CL =
10pF or DCS = 0, CL = 5pF,
staggered DOUT_
0.3T
0.35T
Clock Jitter
tJ
RMS period jitter, spread off, 1.74Gbps
PRBS pattern, UI = 1/fPCLKOUT, DBL = 1,
double output)
0.05
UI
Period jitter; peak-to-peak, spread off,
1.74Gbps, PRBS pattern, UI = 1/fPCLKOUT,
DBL = 0, single output)
0.01
I2C/UART PORT TIMING
I2C/UART Bit Rate
9.6
1000
kbps
Output Rise Time
tR
30% to 70%, CL = 10pF to 100pF,
1kΩ pullup to IOVDD
20
150
ns
Output Fall Time
tF
70% to 30%, CL = 10pF to 100pF,
1kΩ pullup to IOVDD
20
150
ns
I2C TIMING (Figure 6)
SCL Clock Frequency
fSCL
Low fSCL range: (I2CMSTBT = 010,
I2CSLVSH = 10)
9.6
100
kHz
Mid fSCL range: (I2CMSTBT 101,
I2CSLVSH = 01)
>100
400
High fSCL range: (I2CMSTBT = 111,
I2CSLVSH = 00)
>400
1000
AC Electrical Characteristics
www.maximintegrated.com
Maxim Integrated │ 13
MAX96708
14-Bit GMSL Deserializer
with Coax or STP Cable Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com