| 数据搜索系统,热门电子元器件搜索 |
|
THCV231 数据表(PDF) 4 Page - THine Electronics, Inc. |
|
|
|||||||||||||||||||||||||||||
THCV231 数据表(HTML) 4 Page - THine Electronics, Inc. |
|
4 / 56 page ![]() THCV231_THCV236_Rev.2.30_E Copyright©2016 THine Electronics, Inc. THine Electronics, Inc. 4/56 Security E Pin Description Pin Description for THCV231 Pin Name Pin No. Type Description TXP 29 CO High-Speed CML Signal Output (Main-Link) TXN 30 CO High-Speed CML Signal Output (Main-Link) TCMP 27 CB CML Signal Bidirectional Input/Output (Sub-Link) TCMN 28 CB CML Signal Bidirectional Input/Output (Sub-Link) GPIO4 8 B GPIO4 : General Purpose Input/Output. When GPIO4 is used as Open-Drain Output, it must be connected with a pull-up resistor to VDD. When GPIO4 is used as push pull output, no external component is required. LATEN : Latch select input under Field BET (Sub-Link) 0 : Forbidden 1 : Latched result GPIO3 7 B GPIO3 : General Purpose Input/Output. When GPIO3 is used as Open-Drain Output, it must be connected with a pull-up resistor to VDD. When GPIO3 is used as push pull output, no external component is required. SCL 6 B SCL input/output for 2-wire serial I/F. SDA 5 B SDA input/output for 2-wire serial I/F. CLKIN 13 I Clock Input D11-D0 23,22,20-17,15,14,12-9 I Pixel Data Input HSYNC 25 I HSYNC Input VSYNC 24 I VSYNC Input RF/BETOUT 4 B RF : Input Clock Triggering edge select. See Figure 15. 0 : Falling Edge 1 : Rising Edge BETOUT : Field BET Result Output when Field BET mode. PDN 1 IL Power Down 0 : Power Down 1 : Normal Operation TEST2 3 I Test pin. Must be tied to Ground for normal operation. TEST1 2 IL Test pin. Must be tied to Ground for normal operation. CAPOUT 26 PWR Decoupling Capacitor Pin, 1.2V output. CAPINA 31 PWR Reference Input for Analog Circuit. Must be tied to CAPOUT. CAPINP 32 PWR Reference Input for Analog Circuit. Must be tied to CAPOUT. VDD 16 PWR 1.7-3.6V Digital Power Supply Pin for LVCMOS I/O AVDD 21 PWR 1.7-3.6V Analog Power Supply Pin for LDO EXPGND 33 GND Exposed Pad Ground. Must be tied to the PCB ground plane through an array of vias. CO : CML Output buffer , CB : CML Bi-directional buffer I : LVCMOS Input buffer , IL : Low Speed LVCMOS Input buffer , B : LVCMOS Bi-directional buffer PWR : Power supply , GND : Ground |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |