COM20020IP3V datasheet(46/72 Pages) SMSC

46 / 72 page

(at EF=1) interrupt inactive time interval between

interrupts is guaranteed.

The second reception will occur as soon as a

second packet is sent to the node, as long as the

second "Enable Receive to Page fnn" command

was issued. The operation is as if a new "Enable

Receive to Page fnn" command has just been

issued.

After the first Receive status bits are

cleared, the Status Register will again be updated

with the results of the second reception and a

second

interrupt

resulting

from

the

second

reception will occur.

In the COM20020, the Receive Inhibit (RI) bit of

the Interrupt Mask Register now masks only the

TRI bit of the Status Register, not the RI bit as in

the non-chaining mode. Since the TRI bit is only

set upon reception of a packet (not by RESET),

and since the TRI bit may easily be reset by

issuing a "Clear Receive Interrupt" command,

there is no need to use the RI bit of the Interrupt

Mask Register to mask interrupts generated by

the TRI bit of the Status Register. In Command

Chaining mode, the "Disable Receiver" command

will cancel the oldest reception, unless the

reception has already begun. If both receptions

should be canceled, two "Disable Receiver"

commands should be issued.

RESET DETAILS

Internal Reset Logic

The COM20020 includes special reset circuitry to

guarantee smooth operation during reset. Special

care is taken to assure proper operation in a

variety of systems and modes of operation. The

COM20020 contains digital filter circuitry and a

Schmitt Trigger on the nRESET signal to reject

glitches in order to ensure fault-free operation.

The COM20020 supports two reset options;

software and hardware reset. A software reset is

generated when a logic "1" is written to bit 7 of the

Configuration Register.

The device remains in

reset as long as this bit is set. The software reset

does not affect the microcontroller

interface

modes determined after hardware reset, nor does

it affect the contents of the Address Pointer

Registers, the Configuration Register, or the

Setup1 Register. A hardware reset occurs when a

low signal is asserted on the nRESET input. The

minimum reset pulse width is 5TXTL. This pulse

width is used by the internal digital filter, which

filters short glitches to allow only valid resets to

occur.

Upon reset, the transmitter portion of the device is

disabled and the internal registers assume those

states outlined in the Internal Registers section.

After the nRESET signal is removed the user may

write to the internal registers. Since writing a non-

zero value to the Node ID Register wakes up the

COM20020 core, the Setup1 Register should be

written before the Node ID Register.

Once the

Node ID Register is written to, the COM20020

reads the value and executes two write cycles to

the RAM buffer. Address 0 is written with the data

D1H and address 1 is written with the Node ID.

The data pattern D1H was chosen arbitrarily, and

meant

provide

assurance

proper

microsequencer operation.

INITIALIZATION SEQUENCE

Bus Determination

Writing to and reading from an odd address

location from the COM20020's address space

causes

the

COM20020

determine

the

appropriate bus interface. When the COM20020

is powered on the internal registers may be

written to. Since writing a non-zero value to the

Node ID Register wakes up the core, the Setup1

NID Register, no microcode is executed, no

tokens

are passed by this node, and no

reconfigurations are generated by this node.

Once a non-zero value is placed in the register,

the core wakes up, but the node will not attempt to

join the network until the TX Enable bit of the

Configuration Register is set.

Before setting the TX Enable bit, the software may

make some determinations.

The software may

first observe the Receive Activity and the Token

Seen bits of the Diagnostic Status Register to

verify the health of the receiver and the network.

COM20020IP3V 数据表(PDF) 46 Page - SMSC Corporation

COM20020IP3V 数据表(HTML) 46 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载