数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

COM20020IP3V 数据表(PDF) 68 Page - SMSC Corporation

部件名 COM20020IP3V
功能描述  COM20020 3.3V ULANC Universal Local Area Network Controller with 2K x 8 On-Board RAM
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

COM20020IP3V 数据表(HTML) 68 Page - SMSC Corporation

Back Button COM20020IP3V Datasheet HTML 64Page - SMSC Corporation COM20020IP3V Datasheet HTML 65Page - SMSC Corporation COM20020IP3V Datasheet HTML 66Page - SMSC Corporation COM20020IP3V Datasheet HTML 67Page - SMSC Corporation COM20020IP3V Datasheet HTML 68Page - SMSC Corporation COM20020IP3V Datasheet HTML 69Page - SMSC Corporation COM20020IP3V Datasheet HTML 70Page - SMSC Corporation COM20020IP3V Datasheet HTML 71Page - SMSC Corporation COM20020IP3V Datasheet HTML 72Page - SMSC Corporation  
Zoom Inzoom in Zoom Outzoom out
 68 / 72 page
background image
68
CKP3-1 may cause spike noise to appear on the
output clock line.
Setting the EF bit will include flip-flops inserted
between the Configuration register and Pre-
Scalar for synchronizing the CKP3-1 with Pre-
Scalar’s internal clocks.
Never change the CKP3-1 when the data rate is
over 5 Mbps. They must all be zero.
C)
Shorten The Write Interval Time To The
Command Register
The COM20020 limits the write interval time for
continuous writing to the Command register. The
minimum interval time is changed by the Data
Rate. It's 100 nS at the 2.5 Mbps and 1.6
"S at
the 156.25 Kbps. This 1.6
"S is very long for
CPU.
Setting the EF bit will change the clock source
from OSCK clock (8 times frequency of data
rate) to XTAL clock which is not changed by the
data rate, such that the minimum interval time
becomes 100 nS.
D)
Eliminate The Write Prohibition Period For
The Enable Tx/Rx Commands
The COM20020 has a write prohibition period for
writing the Enable Transmit/Receive Commands.
This period is started by the TA or RI bit (Status
Reg.) returning to High. This prohibition period is
caused by setting the TA/RI bit with a pulse
signal. It is 3.2
"S at 156.25 Kbps. This period
may
be
a
problem
when
using
interrupt
processing. The interrupt occurrs when the RI bit
returns to High. The CPU writes the next Enable
Receive
Command
to
the
other
page
immediately. In this case, the interval time
between the interrupt and writing Command is
shorter than 3.2
"S.
Setting the EF bit will cause the TA/RI bit to
return to High upon release of the pulse signal
for setting the TA/RI bit, instead of at the start of
the pulse. This is illustrated in figure 25 on the
following page.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com