数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C51CC03U-RDTIM 数据表(PDF) 161 Page - ATMEL Corporation

部件名 AT89C51CC03U-RDTIM
功能描述  Enhanced 8-bit MCU with CAN Controller and Flash Memory
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C51CC03U-RDTIM 数据表(HTML) 161 Page - ATMEL Corporation

Back Button AT89C51CC03U-RDTIM Datasheet HTML 157Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 158Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 159Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 160Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 161Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 162Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 163Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 164Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 165Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 195 page
background image
161
AT89C51CC03
4182I–CAN–06/05
Each of the interrupt sources can be individually enabled or disabled by setting or clear-
ing a bit in the Interrupt Enable register. This register also contains a global disable bit
which must be cleared to disable all the interrupts at the same time.
Each interrupt source can also be individually programmed to one of four priority levels
by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the
bit values and priority levels associated with each combination.
Table 108. Priority Level Bit Values
A low-priority interrupt can be interrupted by a high priority interrupt but not by another
low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt
source.
If two interrupt requests of different priority levels are received simultaneously, the
request of the higher priority level is serviced. If interrupt requests of the same priority
level are received simultaneously, an internal polling sequence determines which
request is serviced. Thus within each priority level there is a second priority structure
determined by the polling sequence, see Table 109.
Table 109. Interrupt priority Within level
IPH.x
IPL.x
Interrupt Level Priority
0
0
0 (Lowest)
011
102
1
1
3 (Highest)
Interrupt Name
Interrupt Address Vector
Priority Number
external interrupt (INT0)
0003h
1
Timer0 (TF0)
000Bh
2
external interrupt (INT1)
0013h
3
Timer1 (TF1)
001Bh
4
PCA (CF or CCFn)
0033h
5
UART (RI or TI)
0023h
6
Timer2 (TF2)
002Bh
7
CAN (Txok, Rxok, Err or OvrBuf)
003Bh
8
ADC (ADCI)
0043h
9
CAN Timer Overflow (OVRTIM)
004Bh
10
SPI interrupt
0053h
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com