TNETV2666FIBZWT datasheet(190/249 Pages) TI1

190 / 249 page

TMS320C6424

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

www.ti.com

Table 6-37. Switching Characteristics for Host-Port Interface Cycles(1) (2) (3)

(see Figure 6-23 through Figure 6-24)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

PARAMETER

UNIT

MIN

MAX

For HPI Write, HRDY can go high (not

ready) for these HPI Write conditions;

otherwise, HRDY stays low (ready):

Case 1: Back-to-back HPIA writes (can

be either first or second half-word)

Case 2: HPIA write following a

PREFETCH command (can be either

first or second half-word)

Case 3: HPID write when FIFO is full

or flushing (can be either first or

second half-word)

Case 4: HPIA write and Write FIFO not

empty

For HPI Read, HRDY can go high (not

ready) for these HPI Read conditions:

Case 1: HPID read (with

Delay time, HSTROBE low to

td(HSTBL-HRDYV)

auto-increment) and data not in Read

HRDY valid

FIFO (can only happen to first

half-word of HPID access)

Case 2: First half-word access of HPID

Read without auto-increment

For HPI Read, HRDY stays low (ready)

for these HPI Read conditions:

Case 1: HPID read with auto-increment

and data is already in Read FIFO

(applies to either half-word of HPID

access)

Case 2: HPID read without

auto-increment and data is already in

Read FIFO (always applies to second

half-word of HPID access)

Case 3: HPIC or HPIA read (applies to

either half-word access)

ten(HSTBL-HD)

Enable time, HD driven from HSTROBE low

td(HRDYL-HDV)

Delay time, HRDY low to HD valid

toh(HSTBH-HDV)

Output hold time, HD valid after HSTROBE high

1.5

tdis(HSTBH-HDV)

Disable time, HD high-impedance from HSTROBE high

For HPI Read. Applies to conditions

where data is already residing in

HPID/FIFO:

Case 1: HPIC or HPIA read

Delay time, HSTROBE low to

td(HSTBL-HDV)

Case 2: First half-word of HPID read

HD valid

with auto-increment and data is

already in Read FIFO

Case 3: Second half-word of HPID

read with or without auto-increment

For HPI Write, HRDY can go high (not

ready) for these HPI Write conditions;

otherwise, HRDY stays low (ready):

Case 1: HPID write when Write FIFO is

Delay time, HSTROBE high to

full (can happen to either half-word)

td(HSTBH-HRDYV)

HRDY valid

Case 2: HPIA write (can happen to

either half-word)

Case 3: HPID write without

auto-increment (only happens to

second half-word)

(1)

M = SYSCLK3 period = (CPU clock frequency)/6 in ns. For example, when running parts at 600 MHz, use M = 10 ns.

(2)

HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

(3)

By design, whenever HCS is driven inactive (high), HPI will drive HRDY active low.

190

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2666FIBZWT 数据表(PDF) 190 Page - Texas Instruments

TNETV2666FIBZWT 数据表(HTML) 190 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载