TNETV2666FIBZWT datasheet(197/249 Pages) TI1

197 / 249 page

Bit(n-1)

(n-2)

(n-3)

Bit 0

Bit(n-1)

(n-2)

(n-3)

CLKS

CLKR

FSR (int)

FSR (ext)

CLKX

FSX (int)

FSX (ext)

FSX (XDATDLY=00b)

13(A)

CLKS

FSR external

CLKR/X (no need to resync)

CLKR/X (needs resync)

TMS320C6424

www.ti.com

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

Parameter No. 13 applies to the first data bit only when XDATDLY

≠ 0.

Figure 6-25. McBSP Timing(B)

Table 6-42. Timing Requirements for FSR When GSYNC = 1 (see Figure 6-26)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

UNIT

MIN

MAX

tsu(FRH-CKSH)

Setup time, FSR high before CLKS high

th(CKSH-FRH)

Hold time, FSR high after CLKS high

Figure 6-26. FSR Timing When GSYNC = 1

Table 6-43. Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0(1) (2)

(see Figure 6-27)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

UNIT

MASTER

SLAVE

MIN

MAX

MIN

MAX

tsu(DRV-CKXL)

Setup time, DR valid before CLKX low

2 - 3P

(1)

P = SYSCLK3 period in ns. For example, when running parts at 600 MHz, use P = 10ns.

(2)

For all SPI Slave modes, the rate of the internal clock CLKG must be at least 8 times faster than that of the SPI data rate. User should

program sample rate generator to achieve maximum CLKG by setting CLKSM = CLKGDV = 1.

Peripheral Information and Electrical Specifications

197

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2666FIBZWT 数据表(PDF) 197 Page - Texas Instruments

TNETV2666FIBZWT 数据表(HTML) 197 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载