SPC560B60x datasheet(59/133 Pages) STMICROELECTRONICS

59 / 133 page

DocID15131 Rev 9

59/133

SPC560B54x/6x

Electrical characteristics

132

4.4

Recommended operating conditions

Table 13. Recommended operating conditions (3.3 V)

Symbol

Parameter

Conditions

Value

Unit

Min

Max

VSS

SR Digital ground on VSS_HV pins

—

VDD

(1)

Voltage on VDD_HV pins with respect to

ground (VSS)

—3.0

3.6

VSS_LV

(2)

Voltage on VSS_LV (low voltage digital

supply) pins with respect to ground (VSS)

—VSS 0.1

VSS + 0.1

VDD_BV

(3)

Voltage on VDD_BV pin (regulator supply)

with respect to ground (VSS)

—3.0

3.6

Relative to VDD

VDD 0.1 VDD + 0.1

VSS_ADC

Voltage on VSS_HV_ADC0,

VSS_HV_ADC1 (ADC reference) pin with

respect to ground (VSS)

—VSS 0.1

VSS + 0.1

VDD_ADC

(4)

Voltage on VDD_HV_ADC0,

VDD_HV_ADC1 (ADC reference) with

respect to ground (VSS)

—3.0(5)

3.6

Relative to VDD

VDD 0.1 VDD + 0.1

VIN

Voltage on any GPIO pin with respect to

ground (VSS)

—VSS 0.1

—

Relative to VDD

—VDD + 0.1

IINJPAD

Injected input current on any pin during

overload condition

—

55

IINJSUM

Absolute sum of all injected input currents

during overload condition

—

50

TVDD

SR VDD slope to ensure correct power up

(6)

—3.0(7)

250 x 103

(0.25

[V/µs])

V/s

100 nF capacitance needs to be provided between each VDD/VSS pair.

330 nF capacitance needs to be provided between each VDD_LV/VSS_LV supply pair.

470 nF capacitance needs to be provided between VDD_BV and the nearest VSS_LV (higher value may be needed

depending on external regulator characteristics). Supply ramp slope on VDD_BV should always be faster or equal to slope

of VDD_HV. Otherwise, device may enter regulator bypass mode if slope on VDD_BV is slower.

100 nF capacitance needs to be provided between VDD_ADC/VSS_ADC pair.

Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical

characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below VLVDHVL, device is

reset.

Guaranteed by device validation.

Minimum value of TVDD must be guaranteed until VDD reaches 2.6 V (maximum value of VPORH).

SPC560B60x 数据表(PDF) 59 Page - STMicroelectronics

SPC560B60x 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

SPC560B60x 数据表(PDF) 59 Page - STMicroelectronics

SPC560B60x 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载