数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC560B60x 数据表(PDF) 18 Page - STMicroelectronics

部件名 SPC560B60x
功能描述  Variable length encoding
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC560B60x 数据表(HTML) 18 Page - STMicroelectronics

Back Button SPC560B60x Datasheet HTML 14Page - STMicroelectronics SPC560B60x Datasheet HTML 15Page - STMicroelectronics SPC560B60x Datasheet HTML 16Page - STMicroelectronics SPC560B60x Datasheet HTML 17Page - STMicroelectronics SPC560B60x Datasheet HTML 18Page - STMicroelectronics SPC560B60x Datasheet HTML 19Page - STMicroelectronics SPC560B60x Datasheet HTML 20Page - STMicroelectronics SPC560B60x Datasheet HTML 21Page - STMicroelectronics SPC560B60x Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 133 page
background image
Package pinouts and signal descriptions
SPC560B54x/6x
18/133
DocID15131 Rev 9
3.5
Pad types
In the device the following types of pads are available for system pins and functional port
pins:
S = Slow(d)
M = Medium(d) (e)
F = Fast(d) (e)
I = Input only with analog feature(d)
J = Input/Output (‘S’ pad) with analog feature
X = Oscillator
3.6
System pins
The system pins are listed in Table 5.
VDD_BV
Internal regulator supply voltage
20
24
32
K3
VSS_HV_ADC0
Reference ground and analog
ground for the A/D converter 0 (10-
bit)
51
73
89
R15
VDD_HV_ADC0
Reference voltage and analog
supply for the A/D converter 0 (10-
bit)
52
74
90
P14
VSS_HV_ADC1
Reference ground and analog
ground for the A/D converter 1 (12-
bit)
59
81
98
N12
VDD_HV_ADC1
Reference voltage and analog
supply for the A/D converter 1 (12-
bit)
60
82
99
K13
1.
A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage
(see the recommended operating conditions in the device datasheet).
Table 4. Voltage supply pin descriptions (continued)
Port pin
Function
Pin number
LQFP100
LQFP144
LQFP176
LBGA208
d.
See the I/O pad electrical characteristics in the chip datasheet for details.
e.
All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium.
The only exception is PC[1] which is in medium configuration by default (see the PCR.SRC description in the
chip reference manual, Pad Configuration Registers (PCR0–PCR148)).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com