数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F070CB 数据表(PDF) 42 Page - STMicroelectronics

部件名 STM32F070CB
功能描述  Reset and power management
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F070CB 数据表(HTML) 42 Page - STMicroelectronics

Back Button STM32F070CB Datasheet HTML 38Page - STMicroelectronics STM32F070CB Datasheet HTML 39Page - STMicroelectronics STM32F070CB Datasheet HTML 40Page - STMicroelectronics STM32F070CB Datasheet HTML 41Page - STMicroelectronics STM32F070CB Datasheet HTML 42Page - STMicroelectronics STM32F070CB Datasheet HTML 43Page - STMicroelectronics STM32F070CB Datasheet HTML 44Page - STMicroelectronics STM32F070CB Datasheet HTML 45Page - STMicroelectronics STM32F070CB Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 83 page
background image
Electrical characteristics
STM32F070CB/RB/C6/F6
42/83
DocID027114 Rev 3
Typical and maximum current consumption
The MCU is placed under the following conditions:
All I/O pins are in analog input mode
All peripherals are disabled except when explicitly mentioned
The Flash memory access time is adjusted to the fHCLK frequency:
0 wait state and Prefetch OFF from 0 to 24 MHz
1 wait state and Prefetch ON above 24 MHz
When the peripherals are enabled fPCLK = fHCLK
The parameters given in Table 24 to Table 26 are derived from tests performed under
ambient temperature and supply voltage conditions summarized in Table 20: General
operating conditions.
Table 24. Typical and maximum current consumption from VDD supply at VDD = 3.6 V
Parameter
Conditions
fHCLK
All peripherals enabled
Unit
Typ
Max @ TA(1)
85 °C
IDD
Supply current in
Run mode, code
executing from Flash
HSI or HSE clock, PLL on
48 MHz
24.1
27.6
mA
24 MHz
12.4
14.4
HSI or HSE clock, PLL off
8 MHz
4.52
5.28
IDD
Supply current in
Run mode, code
executing from RAM
HSI or HSE clock, PLL on
48 MHz
23.1
25.0
mA
24 MHz
11.5
13.6
HSI or HSE clock, PLL off
8 MHz
4.34
5.03
IDD
Supply current in
Sleep mode, code
executing from Flash
or RAM
HSI or HSE clock, PLL on
48 MHz
15.0
17.3
mA
24 MHz
7.53
8.87
HSI or HSE clock, PLL off
8 MHz
2.95
3.41
1. Data based on characterization results, not tested in production unless otherwise specified.
Table 25. Typical and maximum current consumption from the VDDA supply
Symbol
Parameter
Conditions(1)
fHCLK
VDDA = 3.6 V
Unit
Typ
Max @ TA
85 °C
IDDA
Supply current in
Run or Sleep mode,
code executing from
Flash or RAM
HSE bypass, PLL on
48 MHz
165
196
µA
HSE bypass, PLL off
8 MHz
3.6
5.2
1 MHz
3.6
5.2
HSI clock, PLL on
48 MHz
245
279
HSI clock, PLL off
8 MHz
83.4
95.3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com